

Evidence Record

Course: Mastering Semiconductor Key Modules for Enhanced CMOS Process Integration and Device Performance
Course code: TGS-2024051248
Package: v9.0 | 20 August 2026
Activity: 8 - Run a Future-Technology Integration Gate
Alignment: LO2 | K1, K2, A2, A3, A4, A5
Duration: 60 minutes

Learner and Session

Learner name: _____ Session date: _____ Trainer: _____

Evidence Inventory

Evidence item	File name / link	What it demonstrates	Checked
Process/analysis output			☐
Workbook or calculation			☐
Verification result			☐
Final decision			☐

Exceptions and Follow-Up

Known limitation or exception:

Required follow-up action:

Owner: _____ Due date: _____

Acceptance

Learner signature: _____ Date: _____ Trainer/peer verification: _____
_____ Date: _____