# Test Bench Project

Members:

Bruno Hernández López

Jose Alberto Gomez Diaz

Josue Isaias Gomez Cosme

Christian Aaron Ortega Blanco

# Index


Index	1
Summary	2
Methodology	3
Program design methodology	3
Program flow diagram	4
Description of what it does and how it does it (inputs	, outputs, types of statements, etc.) ¡Error! Marcador no definido.
Obtaining the necessary project information	¡Error! Marcador no definido.
Filling the testbench structure	¡Error! Marcador no definido.
CODES	7
Code in Python with Regular Expressions	7
Captures and changes in code execution	13
Code in C++	13
Captures and changes in code execution	20
Code in C++ with Regular Expressions	20
Captures and changes in code execution	26
Results	27
EDA Results	29
Differences between codes	30
Recommendations	30
Conclusions	31
Personal conclusion	31
References	31

# Summary


The objective of this document is to create a program that makes it easier for Verilog programmers to create a Testbench, to reduce and save time when testing programs in Verilog. The program that will be presented in this document is a support that does not eliminate the interaction of the programmer with the program, it simply reduces the need to register within the program each of the variables, so they will only focus on how to use the program and what elements will be tested according to the needs of each programmer.

# Methodology

# Program design methodology



## Program flow diagram



# Description of what it does and how it does it (inputs, outputs, types of statements, etc.)

# Obtaining the necessary project information

Initially the program receives as input a file corresponding to the design of a program in verilog. This file is opened and read line by line until one of the identifiers "module", "input" or "output" is found. Each time one of these identifiers is found, the line is read. To ensure that only the necessary information is extracted, each time a line is read, an identifier is searched that indicates the existence of a comment and deletes everything to its right, the words "reg" and "wire" are also removed to avoid problems when separating the variables. Once the unnecessary information is removed from the line, it is concatenated with the rest of the lines to form a single string.

# Identification and separation of variables

In this part of the code, some containers were used to separate the different necessary variables. These containers were the following:

var\_input container where inputs are stored var\_output container where outputs are stored

input\_list list of inputs without identifying or size of buses output\_list list of outputs without identifying or size of buses

var\_list names of the inputs and outputs without taking into consideration the size of the bus

inputs number of bits per input module\_name module name

Once the module instruction is obtained with all the necessary information, said instruction is processed to separate it into inputs and outputs with their respective bus size. For this, the string was initially trimmed by removing everything outside the parentheses. This information is assigned to a new string called "t" which, by means of a while loop, will be processed until it has finished separating all the inputs and outputs. Next, the character "," is searched for to identify if it is a single variable or if it is more than one. If the character "," is not found, the algorithm assumes that it is the last variable and takes it as the last instruction to separate by assigning. If it finds the character "," then the program takes from the start of the string to a position before the first "," and takes it as an instruction. Then that instruction is removed from the original string and the first word of this instruction is read and compared with the words "input" and "output" to know if it is an input or output. In case of matching one of these two words, the algorithm will replace the word "input" with "reg" or "output" with "wire" and it is added to its respective container. After this (in the case that it is an input) the character "]" is searched to identify whether it is a data bus or a 1-bit variable. If this character is found, then the number contained between the characters "[" and ":" is taken and the same is done with the number between the characters ":" and "]" to then add a "1" to the difference between the magnitudes of these numbers and add it to the "inputs" container where the sizes of each entry are stored. After this, "reg" and the bus size of the instruction are trimmed and added to the input list as well as raising a flag to identify that the last instruction read was an input. In the case of an "output", a similar procedure is carried out except for the part in which the size of the bus is obtained. If the words "input" or "output" are not found at the beginning of the instruction, the program proceeds to identify what type the last instruction read was. It immediately accesses this last instruction and copies both the type and the size of the bus (if it is one).

## Filling the testbench structure

With the information of the different containers explained in the previous section, the testbench file can be created by filling the information into a testbench structure.

Depending on the programming language, the first thing to do is create or open the text file where the data wants to be stored. After that, with a function of the class the information can be written according to the structure. In the case of the code presented in this work, the first part that will be filled does not depend on the information of the module since it will be the timescale, which was assigned as a standard value. Then, the name of the testbench will be written, this name will also be generated automatically by the program so it will be nondependent on the Verilog module.

The next information to be filled is the inputs and outputs of the testbench, this information are loaded from containers "inputs" and "outputs", while doing this, the code ensures that the both inputs and outputs will have the same size as the signals of the Verilog module so it won't cause any problem.

Following the structure of the testbench, the next part is the signal assignments within the Verilog module and the testbench. The program will write this part by creating an implicit

assignation and to do that it fills the information of the module name container, followed by a code generated word "DUT" and filling the information of the container "inouts", which has only the names of the inputs and outputs.

Other information written are the \$dumpvars and \$dumpfile elements needed to generate a waveform simulation and the monitor to see the signals in the Kernel.

One of the most important elements of the testbench is the combinations of the inputs to generate the outputs, to do this, an accumulator with the name "combinaciones" is generated with performs the addition of the elements of the container "bitsint", which has the values of lengths of the inputs, and the total combinations are calculated by the 2^n pattern, where n is equal to the result of the accumulator "combinaciones". To assign those combinations to the different inputs, for cycle is implemented, where a concatenation of the value of i is assigned to the different inputs and incremented every cycle to see the different combinations.

Some final statements required for the testbench are written and the generation of the txt file for the testbench is ready and filled with the information extracted from the Verilog module.

## **CODES**

## Code in Python with Regular Expressions

```
rom pickle import FALSE, TRUE
import re
man = open('design.txt')
patterns=['module ','input ','output ']
Final=''
    for pattern in patterns:
       if re.search(pattern, linea):
           linea = linea.replace("reg","")
Final= ''.join(Lines)
Final += ')'
```

```
buses(input intp,input[5:1] entrada0,prueba,output[1:0]
module=Final
var input=[]
var output=[]
input list=[]
output list=[]
var list=""
inputs=[]
module name=""
module name = re.sub("\ ","", module name)
t=module[module.find("(")+1:module.find(")")] #you get what is between "()" by
      instruction=instruction.replace("input","reg",1) #input is replaced by reg
      var input.append(instruction) #entry is added to the list of entries
          r2=int(instruction[instruction.find(":")+1:instruction.find("]")]) #look
          if r1>r2:
             inputs.append(r1-r2+1)
```

```
inputs.append(r2-r1+1)
                                        #the size of the bus is added to the
    instruction=instruction[instruction.find("]")+1:] #"req" and buse size are
    inputs.append(1) #1 is added to list of input sizes
    instruction=instruction[instruction.find("q")+1:] #"req" is cut
var list+=instruction+"," #is added to the list of variables
input list.append (instruction) #is added to list of entries without identifier
instruction=instruction.replace("output", "wire", 1) #output is replaced by reg
var output.append(instruction) #entry is added to the output list
var list+=instruction+"," #is added to the list of variables
output list.append(instruction) #is added to list of entries without identifier
temp=var input[-1]
   temp=temp[0:temp.find("]")+1] #copy "reg" of the input and its bus
    rl=int(temp[temp.find("[")+1:temp.find(":")]) #look for the number on the
```

```
r2=int(temp[temp.find(":")+1:temp.find("]")]) #search for the number to the
           inputs.append(1) #1 is added to list of input sizes
        temp=temp+" "+instruction
       var input.append(temp)
       input_list.append(instruction) #is added to list of entries without identifier
       temp=var_output[-1]
           temp=temp[0:temp.find("]")+1]  #wire copy of the output and its bus
           temp="wire"
       var output.append(temp)
       output list.append(instruction) #is added to the output list without identifier
var list = re.sub("\ ","", var list) #Spaces " " are deleted
print("LISTAS")
print("ENTRADAS: ")
print(var input)
print("SALIDAS: ")
print(var output)
print("LISTA DE VARIABLES: ")
print(var list)
print("INPUT LIST: ")
```

```
print(input list)
print(output_list)
print("INPUTS: ")
print(inputs)
print("MODULO")
print(module name)
lista=input list
outputs=output list
TotalInputs=len(input list)
TotalOutputs=len(output list)
accum=0
    accum=accum+w
pot = (2**accum)
limpot=(pot/2)
limpotint=int(limpot)
limpotm=limpotint-10
limpotM=limpotint+10
pot s=str(pot)
limpot s=str(limpot)
limpotm s=str(limpotm)
limpotM s=str(limpotM)
potm=pot-10
potm s=str(potm)
lines = ['`timescale 1ns/100ps', 'module mux TB ();']
for i in range(len(var input)):
for i in range(len(var output)):
    lines.append(var_output[i]+';')
module name=module name+" DUT"+'('+var list+')'
lines.append(module name+';')
lines.append('initial begin')
lines.append(' $dumpvars;')
lines.append(' $dumpfile("dump.vcd");')
```

```
using all the variables and information above as a vector.
if pot<=64:</pre>
    for i in range (0,TotalInputs):
    for i in range (0,len(output list)):
    for i in range (0,TotalInputs):
elif pot>64:
   for i in range (0,TotalInputs):
```

Captures and changes in code execution

#### Code in C++

```
cout << "No se pudo abrir el archivo";</pre>
                                             //The message is sent
       texto.erase(ecom,t1-ecom);
   if (texto.find('`')!=string::npos){      //If is used to remove comments within
module name.append(temp);
   Apend.push back(Prueba[i]);
   int e = Apend.find(" wire ");
   Apend.erase(e,6);
```

```
while(Apend.find(" wire[")!=string::npos){
        int e = Apend.find(" wire[");
       Apend.erase(e,5);
        int f = Apend.find(" reg ");
       Apend.erase(f,5);
    while (Apend.find(" reg[")!=string::npos) {
        Apend.erase(f,4);
string module=lectura();
vector<string> inputs; //input vector
vector<string> outputs; //output vector
vector<int> bitsint;
vector<int> bitsout;
vector<string> bitrgint;
vector<string> bitrgout;
string inouts="";
   int par=module.find('(');
    string t=module.substr(par+1, module.find(")")-par-1);//take what is in brackets and
            t.erase(0,t.find(',')+1);//the instruction including the comma is deleted
```

```
string temp=instruction;
if (temp.substr(0,3) == "reg") temp.replace(0,3,"");
string temp=instruction;
temp.replace(0,(temp.find(']')+1),"");
    string temp=inputs.back();
    if(temp.find(']')!=-1) temp=temp.substr(0,temp.find(']')+1);
```

```
//if the last variable was output
    string temp=outputs.back();
    temp=temp.substr(0, temp.find(']')+1);
        temp="wire ";
string st;
st=inputs.at(i).substr(posi+1,posf-posi-1); //the characters in the "[]"
```

```
bitrgint.push_back("1"); //the range is assumed to be 1
       int posi=outputs.at(i).find('[');
        st=outputs.at(i).substr(posi+1,posf-posi-1);//the characters in the "[]"
vector<string> arr= inputs;
```

```
input_comb.erase(input_comb.length()-1,input_comb.length());
  combinaciones=pow (2, combinaciones);
ofstream myfile;
myfile << "`timescale 1ns/100ps\n";</pre>
myfile << "/* variables</pre>
myfile << "\n";</pre>
myfile << "$dumpvars; $dumpfile(\"dump.vcd\");\n";</pre>
myfile << "\",";</pre>
myfile << "\nend";</pre>
myfile << "endmodule\n";</pre>
myfile << "\n";</pre>
```

#### Captures and changes in code execution

# Code in C++ with Regular Expressions

```
using namespace std;
string module name;
string Prueba;
  archivo.open("prueba mux design.txt", ios::in);
  string Apend;
     texto.erase(ecom, t1-ecom);
     if (texto.find('`')!=string::npos){      //If is used to remove libraries
```

```
texto.erase(ecom, t1-ecom);
smatch m;
regex e ("module\\s+(\\w+)\\s*+\\(([^)]+)");
   Apend.push_back(Prueba[i]);
while(Apend.find(" wire ")!=string::npos){
   int e = Apend.find(" wire ");
   Apend.erase(e,6);
   int e = Apend.find(" wire[");
   Apend.erase(e,5);
while(Apend.find(" reg ")!=string::npos){
   int f = Apend.find(" reg ");
   Apend.erase(f,5);
while (Apend.find(" reg[")!=string::npos) {
    Apend.erase(f, 4);
```

```
return Apend;
vector<string> inputs; //inputs vector
vector<string> outputs; //outputs vector
vector<int> bitsint;
vector<int> bitsout;
vector<string> bitrgint;
vector<string> bitrgout;
string inouts="";
    regex e ("module\\s+(\\w+)\\s*+\\(([^)]+)");
    while (regex search (temp, m, e)) {
```

```
instruction=t; //everything that remains in the string is taken as an
string temp=instruction;
if (temp.substr(0,3) == "reg") temp.replace(0,3,"");
string temp=instruction;
temp.replace(0,(temp.find(']')+1),"");
    string temp=inputs.back();
    if(temp.find(']')!=-1) temp=temp.substr(0,temp.find(']')+1);
```

```
//if the last variable was output
    string temp=outputs.back();
    temp=temp.substr(0, temp.find(']')+1);
        temp="wire ";
string st;
st=inputs.at(i).substr(posi+1,posf-posi-1); //the characters between the "[
```

```
bitrgint.push_back("1"); //the rank is assumed to be 3
        int posi=outputs.at(i).find('[');
        st=outputs.at(i).substr(posi+1,posf-posi-1);//the characters between the "[
string input comb;
vector<string> arr= inputs;
    arr[i].erase(0,arr[i].find("reg")+3);
    if (arr[i].find(']')!=-1)arr[i].erase(0,arr[i].find(']')+1);
for (int i=0; i<bitsint.size(); i++) {</pre>
```

```
combinaciones+=bitsint[i];
 combinaciones=pow (2, combinaciones);
ofstream myfile;
 myfile << outputs[i] <<";\n";</pre>
myfile << "$dumpvars; $dumpfile(\"dump.vcd\");\n";</pre>
myfile << "\n";</pre>
myfile << "/* -----module end-----
```

Captures and changes in code execution

# Results

To create a new Testbench file, it's necessary to add a Design.txt file with the top-level code in the program folder.



The execution of the .exe files will return an automatic generated TestBench file of the given design.txt located on the programs folder.



The difference between resulting TestBenches is slightly different, it's possible to find some tabulations or blank spaces between variables or in some cases realize that one program doesn't make the testbench that the others do. The following images are the resulting testbench of the different programs.

e) Resulting TestBench of the C++ program: some blank spaces have been found.


f) Resulting TestBench of the python program: Perfect format

g) Resulting TestBench of the C++ (regex) program: some blank spaces have been found.

#### **EDA Results**

Since the testbench file is generated, we can use it on a verilog project like the given example which is only a program that spells the name "Christian" on a 14-segment format. if the top-level design file works with other modules on different files it is necessary to manually include those files at the beginning of the TB file.

**advise:** the testbench is going to make all the possible combinations of the given inputs by default, so if you don't need to make all the possible combinations just set manually the number of combinations on the for loop.



#### EDA\_playground example:

#### Differences between codes

The most different program is the one that is written in a different language. Besides that, the structure and the behavior were almost the same on the tree variants. For example, on the first part of the program the first task is to make a container which has all the variable statements on it. In the python program we use a list container that has the module name and the variables on it, including the size of the buffer for each one. The c++ and c++(regex) uses a String to work with the content of the module statements.



# Recommendations

It is possible to find issues in the generated file, they could happen if the format of the Design file were full of module instantiations, or the module variables were wrongly declared. Depending on which program we chose, the input format will have more or less flexibility, for example, the python script could fail if the declarations of the variables begin with a tabulation or a blank space, otherwise, the simple C++ script is going to successfully make the Testbench no matter how many blank spaces are. The C++ script with regular expressions will return the most polished format.

## Conclusions

The main problem of the project realization is the beginning, on this beginning there's no preconception of how to do it properly, we must learn to the march and on this case, it was kind of difficult to planning and distribute tasks considering the personal abilities of each member since it was the first time working together as a team. One tool that helps to find all the things to do was a simple flux diagram who has the procedure from the beginning of the execution to the wanted result. The next step was to allow that everyone choose which step they want to perform. At the end, the results were successfully obtained considering the current abilities at the beginning of the project and the limit time to deliver.

## Personal conclusion and contribution

#### Christian Ortega

I set up the output file code that the program will return after the execution, in addition I integrate the scripts that my team gives me and optimize some parts of the code that where easy to compress. I think that the way that we fallow to work and find problems was pretty optimal because every code elaboration doesn't take more time that the class extension and at the end, all of us learn about different programing structures and even learn about each other.

# References

- 1. https://regex101.com/
- 2. <a href="https://en.cppreference.com/w/cpp/regex">https://en.cppreference.com/w/cpp/regex</a>
- 3. https://sg.com.mx/content/view/545
- 4. <a href="https://pythex.org/">https://pythex.org/</a>
- 5. <a href="https://www.regextester.com/102475">https://www.regextester.com/102475</a>
- 6. https://docs.python.org/3/howto/regex.html
- 7. <a href="https://docs.python.org/3/library/re.html">https://docs.python.org/3/library/re.html</a>