

// Code your design here

module And_Gate(input [3:0] entrada,output [1:0] salida);

assign salida[0]=

 $\begin{tabular}{ll} $$ \operatorname{al}[3]\&\operatorname{al}[2]\&\operatorname{al}[1]\&\operatorname{al}[0](\operatorname{al}[3]\&\operatorname{al}[2]\&\operatorname{al}[1]\&\operatorname{al}[0](\operatorname{al}[3]\&\operatorname{al}[2]\&\operatorname{al}[2]\&\operatorname{al}[1]\&\operatorname{al}[0](\operatorname{al}[3]\&\operatorname{al}[2]\&\operatorname{al}[2]\&\operatorname{al}[1]\&\operatorname{al}[2]\&\operatorname{al$

assign salida[1]=

 $\label{lem:contrada} $$ (\operatorname{al}_3)^{-\alpha} = \operatorname{al}_2\entrada_1]\entrada_0) = \operatorname{al}_3\entrada_2\entrada_1\entrada_2\entrada_2\entrada_1\entrada_2\ent$

endmodule

```
// Code your testbench here
// or browse Examples

`timescale 1ns/1ps

module And_Gate_TB;

reg [3:0] entrada;

wire [1:0] salida;

integer i;

reg x;

reg y;

And_Gate UUT(entrada ,salida);

initial
```

begin

```
for (i=0; i <16; i=i+1)

begin

entrada = i;

x=salida[0];

y=salida[1];

#1;

end

$finish();

end

initial begin

$dumpvars;

$dumpfile("dump.vcd");

end
```

endmodule