

## 1) Experiment number 3:

## Diagram NOT GATE


Input	Output
A	<b>Y</b> = <b>A</b> `
0	1
1	0






AND GATE

Input	Input	Output
Α	В	Υ
0	0	1
0	1	1
1	0	1
1	1	0







OR GATE


Α	В	Y = A + B
0	0	0
0	1	1
1	0	1
1	1	1


**Truth Table** 






Input	Input	Output
Α	В	Υ
0	0	1
0	1	1
1	0	1
1	1	0






NOR GATE




А	В	Output
0	0	1
1	0	0
0	1	0
1	1	0




**XOR GATE** 


Α	В	Output
0	0	0
1	0	1
0	1	1
1	1	0



## 2) Experiment number 6



3) Experiment number 7



## 4) Experiment number 9

