

ARM Memory Rules

February 2021

1 Syntax for programs (without synchronization instructions)

GP: We should start defining macros for most of the notations.

We use the following syntax for the program.

$$\begin{aligned} Prog &::= \text{vars: } x^* \\ &\quad \text{procs: } p^* \\ p &::= \text{regs: } \$r^* \\ &\quad \text{instrs: } i^* \\ i &::= l : s \\ s &::= x \leftarrow exp \\ &\quad | \$r \leftarrow x \\ &\quad | \$r \leftarrow exp \\ &\quad | \text{if } exp \text{ then } i^* \text{ else } i^* \\ &\quad | \text{while } exp \text{ do } i^* \\ &\quad | \text{assume } exp \\ &\quad | \text{assert } exp \\ &\quad | \text{term} \end{aligned}$$

A program $Prog$ first declares a set \mathcal{X} of (shared) variables followed by the code of a set \mathcal{P} of processes. Each process in turn declares a set of registers $\$r$ and its code in the form of a sequence of instructions denoted by i^* . Each such instruction consists of a label l and a statement s . A *write* instruction has a statement of the form $x \leftarrow exp$ where $x \in \mathcal{X}$ is a variable and exp is an *expression*. In all the above rules, exp is an expression containing only constants and registers, and no shared variables. A *read* instruction in a process $p \in \mathcal{P}$ is a statement of the form $\$r \leftarrow x$, where $\$r$ is a register in p and $x \in \mathcal{X}$ is a variable. An *assign* instruction in a process $p \in \mathcal{P}$ has the form $\$r \leftarrow exp$, where $\$r$ is a register and exp is an expression. Conditional, iterative, assume and assert instructions, collectively called *aci* instructions describe the rest of the instructions. The special instruction *term* is a syntactic sugar to mark the end of the code for the process.

2 Definitions for the rules

We first define a few helper functions:

- We refer to the statement corresponding to an instruction i by the function $\text{stmt}(i)$.
- For a write instruction i whose statement is of the form $x \leftarrow exp$, or a read instruction i whose statement is of the form $\$r \leftarrow x$, we define $\text{var}(i) := x$ to be the variable corresponding to the instruction. For all other types of instructions we define $\text{var}(i) = \perp$.
- For an instruction i which is of one of the following forms: a write instruction with $\text{stmt}(i) = \$r \leftarrow exp$, an assign instruction with $\$r \leftarrow exp$, an aci instruction with either $\text{stmt}(i) = \text{if } exp \text{ then } i^* \text{ else } i^*$ or $\text{stmt}(i) = \text{while } exp \text{ do } i^*$, or $\text{stmt}(i) = \text{assume } exp$, or $\text{stmt}(i) = \text{assert } exp$, we define the expression occurring in the statement as $\text{exp}(i) := exp$. For all other types of instructions we define $\text{exp}(i) := \perp$.
- For an instruction instance i belonging to the process p , we define $\text{proc}(i) := p$. Further, we denote the set of instructions of process p by \mathcal{J}_p . Also, we denote the statement at which process p begins execution (i.e. the first instruction of the process), by i_p^{init} .
- For an instruction instance $i \in \mathcal{J}_p$, we denote by $\text{next}(i)$ the set of instructions that could immediately follow i in program order. In particular, for an ACI instruction i , we denote the set of instructions that could follow i upon evaluation of $\text{exp}(i)$ to True, as $\text{Tnext}(i)$, and the set of those that could follow on its evaluation to False as $\text{Fnext}(i)$.
- We define the closest write $CW(c, e) := e'$ where e' is the unique event such that (here and in the rest of the document, an *event* is a single execution instance of an instruction),
 1. $e' \in \mathbb{E}_p^W$ (\mathbb{E}_p^W denotes the set of write events as defined below),

2. $e' \prec_{\text{poloc}} e$ (The poloc program order \prec_{poloc} will be defined below),
3. there is no event e'' such that $e'' \in \mathbb{E}_p^W$ and $e' \prec_{\text{poloc}} e'' \prec_{\text{poloc}} e$.

If no such events exists, we write $CW(e) := \perp$.

- We define by $\mathcal{R}(i)$ the set of registers appearing in $\text{exp}(i)$. In the special case that $\text{exp}(i) = \perp$, we write $\mathcal{R}(i) := \emptyset$.

We define a *configuration* c as the tuple $\langle \mathbb{E}, \prec, \text{ins}, \text{status}, \text{rf}, \text{Prop} \rangle$. Here, $\mathbb{E} \in \mathcal{E}$ is the set of events that have been created up to that point in the program. For any process p , we denote by \mathbb{E}_p the events of process p that have been created so far. By \mathbb{E}^W we denote the subset of \mathbb{E} containing precisely the write events. We similarly define \mathbb{E}^R , \mathbb{E}^{ACI} and so on. The program order relation $\prec \subseteq \mathbb{E} \times \mathbb{E}$ is an irreflexive partial order that describes for each process $p \in \mathcal{P}$ the order in which events are fetched from the code of p . Note that $e_1 \not\prec e_2$ if $\text{proc}(e_1) \neq \text{proc}(e_2)$, i.e. if they belong to different processes, and \prec is a total order on each of the \mathbb{E}_p individually. The function $\text{status} : \mathbb{E} \mapsto \{\text{fetch}, \text{init}, \text{com}\}$ defines the current status of each event, which is one of fetched, initialized, and committed. The function $\text{Prop} : \mathcal{X} \mapsto \mathbb{E}^W \cup \mathcal{E}^{\text{init}}$ defines for each variable the latest value of that variable that has been propagated to the main memory. The function $\text{rf} : \mathbb{E}^R \mapsto \mathbb{E}^W \cup \mathcal{E}^{\text{init}}$ defines for each read event e the event $\text{rf}(e)$ from which e gets its value. We introduce a number of dependency relations to help us frame the rules. The *per-location program order* $\prec_{\text{poloc}} \subseteq \mathbb{E} \times \mathbb{E}$ is such that $e_1 \prec_{\text{poloc}} e_2$ if and only if $e_1 \prec e_2$ and $\text{var}(e_1) = \text{var}(e_2)$. Further, we define the data dependency order \prec_{data} such that $e_1 \prec_{\text{data}} e_2$ if

- $e_1 \in \mathbb{E}^R \cup \mathbb{E}^A$, i.e. e_1 is a read or assign event.
- $e_2 \in \mathbb{E}^W \cup \mathbb{E}^A \cup \mathbb{E}^{ACI}$, i.e. e_2 is a write, assign or ACI event.
- $e_1 \prec e_2$
- $\text{stmt}(\text{ins}(e_1))$ is of the form $\$r \leftarrow x$ or $\$r \leftarrow \text{exp}$,
- $\$r \in \mathcal{R}(\text{ins}(e_2))$
- There is no event $e_3 \in \mathbb{E}^R \cup \mathbb{E}^A$ such that $e_1 \prec e_3 \prec e_2$ is of the form $\$r \leftarrow y$ or $\$r \leftarrow \text{exp}'$. That is, we want that e_1 be responsible for "supplying" the data to e_2 .

Finally, we define the control dependency \prec_{ctrl} as $e_1 \prec_{\text{ctrl}} e_2$ if $e_1 \in \mathbb{E}^{ACI}$ and $e_1 \prec e_2$.

We also define the transition relation as a relation $\longrightarrow \subseteq \mathbb{C} \times \mathcal{P} \times \mathbb{C}$. For configurations $c_1, c_2 \in \mathbb{C}$ and a process $p \in \mathcal{P}$, we write $c_1 \xrightarrow{p} c_2$ to denote that $\langle c_1, p, c_2 \rangle \in \longrightarrow$.

3 Helper predicates for next section

Predicate	Definition	Meaning
$e \in \mathbb{E} :$ $\text{ComCnd}(c, e)$	$\begin{aligned} & \forall e' \in \mathbb{E} : \\ & ((e' \prec_{\text{data}} e) \vee (e' \prec_{\text{ctrl}} e) \vee (e' \prec_{\text{poloc}} e)) \\ & \implies \\ & (\text{status}(e') = \text{com}) \end{aligned}$	All events preceeding e in \prec_{data} , \prec_{ctrl} or \prec_{poloc} have already been committed.
$e \in \mathbb{E}^W \cup \mathbb{E}^A :$ $\text{InitCnd}(c, e)$	$\begin{aligned} & \forall e' \in \mathbb{E}^R \cup \mathbb{E}^A : \\ & (e' \prec_{\text{data}} e) \\ & \implies \\ & ((\text{status}(e') = \text{init}) \vee (\text{status}(e') = \text{com})) \end{aligned}$	All instructions on which e is data-dependent on have already been initialized.
$e \in \mathbb{E}^{ACI} :$ $\text{ValidCnd}(c, e)$	$\begin{aligned} & \forall e' \in \mathbb{E}^{ACI} : \\ & ((e \prec e') \wedge (\nexists e'' \in \mathbb{E} : e \prec e'' \prec e')) \\ & \implies \\ & (((\text{Val}(c, e) = \text{true}) \wedge (\text{ins}(e') = \text{Tnext}(\text{ins}(e)))) \\ & \vee \\ & ((\text{Val}(c, e) = \text{false}) \wedge (\text{ins}(e') = \text{Fnext}(\text{ins}(e))))) \end{aligned}$	The instruction that was fetched right after the ACI instruction was consistent with its truth value.

4 Rules without synchronization instructions

GP: The configurations on the left-hand-side c and the right-hand-side are not bound to each other. I think there is an implicit hypothesis throughout that $c = \langle E, \dots \rangle$. This has to be stated somewhere.

AB: I have now added 2 lines explaining c .

GP: I understand the intuition, but I'm not sure I understand the formalization of ins . Is it a mapping from events to a (set of) immediately subsequent instruction(s) in PO?

AB: ins just maps events to the instructions they represent (since an event is just one instance of an instruction). Maybe it can be removed from the formalization though, as it doesn't seem to be used further anywhere...

In this set of rules, we do not include the dmb or load/acquire instructions. Note that in this set of rules, unlike the POWER paper, Prop is a map from variables (and not a process-variable pair) to the set of values. In each of these rules,

$\mathbb{c} \equiv \langle \mathbb{E}, \prec, \text{ins}, \text{status}, \text{rf}, \text{Prop} \rangle$ denotes the "current" configuration, and the rule describes one possible way in which this configuration may evolve.

$$\begin{array}{c}
\frac{e \notin \mathbb{E}, \quad \prec' = \prec \cup \{ \langle e', e \rangle \mid e' \in \mathbb{E} \}, \quad i \in \text{MaxI}(\mathbb{c}, p)}{\mathbb{c} \xrightarrow{p} \langle \mathbb{E} \cup \{e\}, \prec', \text{ins}[e \leftarrow i], \text{status}[e \leftarrow \text{fetch}], \text{rf}, \text{Prop} \rangle} \text{Fetch} \\
\\
\frac{e \in \mathbb{E}_p^R, \quad \text{status}(e) = \text{fetch}, \quad CW(\mathbb{c}, e) = e', \quad \text{status}(e') = \text{init}}{\mathbb{c} \xrightarrow{p} \langle \mathbb{E}, \prec, \text{ins}, \text{status}[e \leftarrow \text{init}], \text{rf}[e \leftarrow e'], \text{Prop} \rangle} \text{InitReadFromLocal} \\
\\
\frac{e \in \mathbb{E}_p^R, \quad \text{status}(e) = \text{fetch}, \quad (CW(\mathbb{c}, e) = \perp) \vee (CW(\mathbb{c}, e) = e' \wedge \text{status}(e') = \text{com})}{\mathbb{c} \xrightarrow{p} \langle \mathbb{E}, \prec, \text{ins}, \text{status}[e \leftarrow \text{init}], \text{rf}[e \leftarrow \text{Prop}(\text{var}(e))], \text{Prop} \rangle} \text{InitReadFromProp} \\
\\
\frac{e \in \mathbb{E}_p^R, \quad \text{status}(e) = \text{init}, \quad \text{ComCnd}(\mathbb{c}, e)}{\mathbb{c} \xrightarrow{p} \langle \mathbb{E}, \prec, \text{ins}, \text{status}[e \leftarrow \text{com}], \text{rf}, \text{Prop} \rangle} \text{ComRead} \\
\\
\frac{e \in \mathbb{E}_p^W, \quad \text{status}(e) = \text{fetch}, \quad \text{InitCnd}(\mathbb{c}, e)}{\mathbb{c} \xrightarrow{p} \langle \mathbb{E}, \prec, \text{ins}, \text{status}[e \leftarrow \text{init}], \text{rf}, \text{Prop} \rangle} \text{InitWrite} \\
\\
\frac{e \in \mathbb{E}_p^W, \quad \text{status}(e) = \text{init}, \quad \text{ComCnd}(\mathbb{c}, e)}{\mathbb{c} \xrightarrow{p} \langle \mathbb{E}, \prec, \text{ins}, \text{status}[e \leftarrow \text{com}], \text{rf}, \text{Prop}[\text{var}(e) \leftarrow e] \rangle} \text{ComWrite} \\
\\
\frac{e \in \mathbb{E}_p^A, \quad \text{status}(e) = \text{fetch}, \quad \text{InitCnd}(\mathbb{c}, e)}{\mathbb{c} \xrightarrow{p} \langle \mathbb{E}, \prec, \text{ins}, \text{status}[e \leftarrow \text{init}], \text{rf}, \text{Prop} \rangle} \text{InitAssign} \\
\\
\frac{e \in \mathbb{E}_p^A, \quad \text{status}(e) = \text{init}, \quad \text{ComCnd}(\mathbb{c}, e)}{\mathbb{c} \xrightarrow{p} \langle \mathbb{E}, \text{ins}, \text{status}[e \leftarrow \text{com}], \text{rf}, \text{Prop} \rangle} \text{ComAssign} \\
\\
\frac{e \in \mathbb{E}_p^{\text{ACI}}, \quad \text{status}(e) = \text{fetch}, \quad \text{ComCnd}(\mathbb{c}, e), \quad \text{ValidCnd}(\mathbb{c}, e)}{\mathbb{c} \xrightarrow{p} \langle \mathbb{E}, \text{ins}, \text{status}[e \leftarrow \text{com}], \text{rf}, \text{Prop} \rangle} \text{ComACI}
\end{array}$$

The rule **Fetch** chooses the next instruction to be executed from the code of a process $p \in \mathcal{P}$. To do this it should be able to select the next instruction i given the configuration \mathbb{c} . To do this, we define the function $\text{MaxI}(\mathbb{c}, p)$ to be the set of instructions that can (intuitively) follow the current one. Formally,

- If $\mathbb{E}_p = \emptyset$, then we define $\text{MaxI}(\mathbb{c}, p) := \{i_p^{\text{init}}\}$, i.e. the first instruction to be fetched by p is i_p^{init} .
- If $\mathbb{E}_p \neq \emptyset$ let $e' \in \mathbb{E}_p$ be the maximal event in \mathbb{E}_p w.r.t \prec in the configuration \mathbb{c} . Define $\text{MaxI}(\mathbb{c}, p) := \text{next}(\text{ins}(e'))$

The remaining rules can be explained as follows:

- Once a read instruction is fetched, it can be satisfied by reading from either the latest po-previous write instruction (from the same process) that has not yet been propagated to memory, or can be satisfied by reading the value from memory if no such instruction exists. The rule **InitReadFromLocal** captures the former case, while the rule **InitReadFromProp** captures the latter. In both cases, we update the status of e to show that it has been 'initialized', and update **rf** to indicate the instruction that satisfied it.
- Once all po-previous instructions on which e depends in some way (via a data, control or poloc dependency) have been committed (i.e. been propagated to memory), a satisfied read can be propagated to memory and be committed. This is expressed in the form of the rule **ComRead**.
- A write instruction can be initialized if all events it is data-dependent on have been initialized. This rule is captured in the form of **InitWrite**. At this point events of the same thread can read from this write.
- Once all po-previous instructions on which e depends in some way (via a data, control or poloc dependency) have been committed (i.e. been propagated to memory), an initialized read can be propagated to memory and be committed. At this point events from all threads can read from this write. This forms **ComWrite**.
- The rules for an assign event are similar to that of a write event.
- An ACI event undergoes only one state transition after being fetched, i.e. being committed. However, such an event can be committed if and only if it is *valid*, i.e., e.g. the predicted branch turns out to be correct, or a loop is entered, etc. Of course, along with this it must satisfy the **ComCnd** which says that all events that e depends upon must have already been committed. This is captured as the rule **ComACI**.

5 Syntax for programs (with synchronization instructions)

We add load and store operations, along with synchronization primitives. Note that loads and stores are still referred to as writes and reads, since they follow the same rules, except that they are also bound by data dependencies.

$$\begin{aligned} Prog &::= \text{vars: } x^* \\ &\quad \text{procs: } p^* \\ p &::= \text{regs: } \$r^* \\ &\quad \text{instrs: } i^* \\ i &::= l : s \\ s &::= x \leftarrow exp \\ &\quad | \$r \leftarrow x \\ &\quad | \$r \leftarrow exp \\ &\quad | [exp'] \leftarrow exp \\ &\quad | \$r \leftarrow [exp] \\ &\quad | \text{if } exp \text{ then } i^* \text{ else } i^* \\ &\quad | \text{while } exp \text{ do } i^* \\ &\quad | \text{assume } exp \\ &\quad | \text{assert } exp \\ &\quad | \text{acquire } \$r \leftarrow [exp] \\ &\quad | \text{release } [exp'] \leftarrow exp \\ &\quad | \text{dmb.ld} \\ &\quad | \text{dmb.st} \\ &\quad | \text{dmb.sy} \\ &\quad | \text{isb} \\ &\quad | \text{term} \end{aligned}$$

6 Helper predicates for next section

Note that we introduce events corresponding to Dmb.Sy's, Dmb.St's, Dmb.Ld's, Isb's, Load Acquires and Store Releases with the corresponding \mathbb{E}^{name} being the subset of \mathbb{E} corresponding to name type of instructions. **GP:** Many of the predicates are identical but for the set of events. I would define a parametric predicate instead of repeating them many times.

Predicate	Definition	Meaning
$e \in \mathbb{E} :$ $\text{AllDmbLds}(c, e)$	$\forall e' \in \mathbb{E}^{\text{DmbLd}} :$ $((e' \prec e) \implies \text{status}(e') = \text{com}))$	All po-previous Dmb.Ld's have been committed.
$e \in \mathbb{E} :$ $\text{AllDmbSts}(c, e)$	$\forall e' \in \mathbb{E}^{\text{DmbSt}} :$ $((e' \prec e) \implies \text{status}(e') = \text{com}))$	All po-previous Dmb.St's have been committed.
$e \in \mathbb{E} :$ $\text{AllDmbSys}(c, e)$	$\forall e' \in \mathbb{E}^{\text{DmbSy}} :$ $((e' \prec e) \implies \text{status}(e') = \text{com}))$	All po-previous Dmb.Sy's have been committed.
$e \in \mathbb{E} :$ $\text{AllWrites}(c, e)$	$\forall e' \in \mathbb{E}^W \cup \mathbb{E}^{\text{SRel}} :$ $((e' \prec e) \implies \text{status}(e') = \text{com}))$	All po-previous writes (including Store Releases) have been committed.
$e \in \mathbb{E} :$ $\text{AllReads}(c, e)$	$\forall e' \in \mathbb{E}^R \cup \mathbb{E}^{\text{LAcq}} :$ $((e' \prec e) \implies \text{status}(e') = \text{com}))$	All po-previous reads (including Load Acquires) have been committed.
$e \in \mathbb{E} :$ $\text{AllSyncs}(c, e)$	$\forall e' \in \mathbb{E}^{\text{DmbSy}} \cup \mathbb{E}^{\text{Isb}} :$ $((e' \prec e) \implies \text{status}(e') = \text{com}))$	All po-previous Dmb.Sy's and Isb's have been committed.
$e \in \mathbb{E}^{\text{LAcq}} :$ $\text{AllSRels}(c, e)$	$\forall e \in \mathbb{E}^{\text{SRel}} :$ $((e' \prec e) \implies \text{status}(e') = \text{com}))$	All po-previous Store Releases have been committed.
$e \in \mathbb{E}^R \cup \mathbb{E}^{\text{LAcq}} :$ $\text{AllLAcqInit}(c, e)$	$\forall e' \in \mathbb{E}^{\text{LAcq}} :$ $((e' \prec e) \implies ((\text{status}(e') = \text{init}) \vee (\text{status}(e') = \text{com})))$	All po-previous Load Acquires have been initialized.
$e \in \mathbb{E} :$ $\text{AllLAcqs}(c, e)$	$\forall e' \in \mathbb{E}^{\text{LAcq}} :$ $((e' \prec e) \implies \text{status}(e') = \text{com}))$	All po-previous Load Acquires have been committed.
$e \in \mathbb{E} :$ $\text{AllStoreInit}(c, e)$	$\forall e' \in \mathbb{E}^W \cup \mathbb{E}^{\text{SRel}} :$ $((e' \prec e) \implies ((\text{status}(e') = \text{init}) \vee (\text{status}(e') = \text{com})))$	All po-previous write instructions (including Store Releases) have been initialized
$e \in \mathbb{E} :$ $\text{AllLoadInit}(c, e)$	$\forall e' \in \mathbb{E}^R \cup \mathbb{E}^{\text{LAcq}} :$ $((e' \prec e) \implies ((\text{status}(e') = \text{init}) \vee (\text{status}(e') = \text{com})))$	All po-previous read instructions (including Load Acquires) have been initialized
$e \in \mathbb{E} :$ $\text{AllMemInit}(c, e)$	$\text{AllLoadInit}(c, e) \wedge \text{AllStoreInit}(c, e)$	All po-previous instructions that access memory have been initialized.
$e \in \mathbb{E} :$ $\text{AllMem}(c, e)$	$\text{AllWrites}(c, e) \wedge \text{AllReads}(c, e)$	All po-previous instructions that access memory have been committed.
$e \in \mathbb{E} :$ $\text{AllBarriers}(c, e)$	$\text{AllDmbLds}(c, e) \wedge \text{AllDmbSts}(c, e) \wedge \text{AllSyncs}(c, e)$	All po-previous barriers have been committed.
$e \in \mathbb{E}^W \cup \mathbb{E}^A :$ $\text{InitCnd}(c, e)$	$\forall e' \in \mathbb{E}^R \cup \mathbb{E}^A :$ $(e' \prec_{\text{data}} e) \vee (e' \prec_{\text{addr}} e)$ \implies $((\text{status}(e') = \text{init}) \vee (\text{status}(e') = \text{com}))$	All instructions on which e is dependent on have already been initialized.

7 Rules with synchronization conditions

$$\begin{array}{c}
\frac{e \in \mathbb{E}, \quad \prec' = \prec \cup \{(e', e) \mid e' \in \mathbb{E}_p\}, \quad i \in \text{MaxI}(c, p)}{c \xrightarrow{P} \langle \mathbb{E} \cup e, \prec', \text{ins}[e \leftarrow i], \text{status}[e \leftarrow \text{fetch}], \text{rf}, \text{Prop} \rangle} \text{Fetch} \\
\frac{e \in \mathbb{E}^R, \quad \text{status}(e) = \text{fetch}, \quad \text{AllSyncs}(c, e), \\ \text{AllDmbLds}(c, e), \quad \text{AllLAcqInit}(c, e), \quad e' = \text{CW}(c, e), \quad \text{status}(e') = \text{init}}{c \xrightarrow{P} \langle \mathbb{E}, \prec, \text{ins}, \text{status}[e \leftarrow \text{init}], \text{rf}[e \leftarrow e'], \text{Prop} \rangle} \text{InitReadFromLocal} \\
\frac{e \in \mathbb{E}^R, \quad \text{status}(e) = \text{fetch}, \quad \text{AllSyncs}(c, e), \\ \text{AllDmbLds}(c, e), \quad \text{AllLAcqInit}(c, e), \quad (\text{CW}(c, e) = \perp) \vee (\text{CW}(c, e) = e' \wedge \text{status}(e') = \text{com})}{c \xrightarrow{P} \langle \mathbb{E}, \prec, \text{ins}, \text{status}[e \leftarrow \text{init}], \text{rf}[e \leftarrow \text{Prop}(\text{Var}(c, e))], \text{Prop} \rangle} \text{InitReadFromProp} \\
e \in \mathbb{E}^R, \quad \text{status}(e) = \text{fetch}, \quad \text{AllSyncs}(c, e),
\end{array}$$

$$\begin{array}{c}
\frac{\text{AllSRels}(\mathbb{C}, e), \quad \text{AllDmbLds}(\mathbb{C}, e), \quad \text{AllLacqInit}(\mathbb{C}, e), \quad e' = CW(\mathbb{C}, e), \quad \text{status}(e') = \text{init}}{\mathbb{C} \xrightarrow{P} \langle \mathbb{E}, \prec, \text{ins}, \text{status}[e \leftarrow \text{init}], \text{rf}[e \leftarrow e'], \text{Prop} \rangle} \text{InitLacqFromLocal} \\
\\
\frac{e \in \mathbb{E}^R, \quad \text{status}(e) = \text{fetch}, \quad \text{AllSynCs}(\mathbb{C}, e), \quad \text{AllSRels}(\mathbb{C}, e), \quad \text{AllDmbLds}(\mathbb{C}, e), \quad \text{AllLacqInit}(\mathbb{C}, e), \quad (CW(\mathbb{C}, e) = \perp) \vee (CW(\mathbb{C}, e) = e' \wedge \text{status}(e') = \text{com})}{\mathbb{C} \xrightarrow{P} \langle \mathbb{E}, \prec, \text{ins}, \text{status}[e \leftarrow \text{init}], \text{rf}[e \leftarrow \text{Prop}(\text{Var}(\mathbb{C}, e))], \text{Prop} \rangle} \text{InitLacqFromProp} \\
\\
\frac{e \in \mathbb{E}_p^R \cup \mathbb{E}_p^{\text{LAcq}}, \quad \text{status}(e) = \text{init}, \quad \text{ComCnd}(\mathbb{C}, e), \quad \text{AllSynCs}(\mathbb{C}, e)}{\mathbb{C} \xrightarrow{P} \langle \mathbb{E}, \prec, \text{ins}, \text{status}[e \leftarrow \text{com}], \text{rf}, \text{Prop} \rangle} \text{ComReadOrLacq} \\
\\
\frac{e \in \mathbb{E}_p^W, \quad \text{status}(e) = \text{fetch}, \quad \text{InitCnd}(\mathbb{C}, e), \quad \text{AllSynCs}(\mathbb{C}, e), \quad \text{AllDmbLds}(\mathbb{C}, e), \quad \text{AllLAcqs}(\mathbb{C}, e), \quad \text{AllDmbSts}(\mathbb{C}, e)}{\mathbb{C} \xrightarrow{P} \langle \mathbb{E}, \prec, \text{ins}, \text{status}[e \leftarrow \text{init}], \text{rf}, \text{Prop} \rangle} \text{InitWrite} \\
\\
\frac{e \in \mathbb{E}_p^{\text{SRel}}, \quad \text{status}(e) = \text{fetch}, \quad \text{InitCnd}(\mathbb{C}, e), \quad \text{AllSynCs}(\mathbb{C}, e), \quad \text{AllDmbLds}(\mathbb{C}, e), \quad \text{AllMem}(\mathbb{C}, e), \quad \text{AllDmbSts}(\mathbb{C}, e)}{\mathbb{C} \xrightarrow{P} \langle \mathbb{E}, \prec, \text{ins}, \text{status}[e \leftarrow \text{init}], \text{rf}, \text{Prop} \rangle} \text{InitSRel} \\
\\
\frac{e \in \mathbb{E}_p^W \cup \mathbb{E}_p^{\text{SRel}}, \quad \text{status}(e) = \text{init}, \quad \text{ComCnd}(\mathbb{C}, e), \quad \text{AllSynCs}(\mathbb{C}, e)}{\mathbb{C} \xrightarrow{P} \langle \mathbb{E}, \prec, \text{ins}, \text{status}[e \leftarrow \text{com}], \text{rf}, \text{Prop}[\text{var}(e) \leftarrow e] \rangle} \text{ComWriteOrSRel} \\
\\
\frac{e \in \mathbb{E}_p^{\text{DmbSy}}, \quad \text{status}(e) = \text{fetch}, \quad \text{ComCnd}(\mathbb{C}, e), \quad \text{ValidCnd}(\mathbb{C}, e), \quad \text{AllMem}(\mathbb{C}, e), \quad \text{AllSynCs}(\mathbb{C}, e), \quad \text{AllBarriers}(\mathbb{C}, e)}{\mathbb{C} \xrightarrow{P} \langle \mathbb{E}, \text{ins}, \text{status}[e \leftarrow \text{com}], \text{rf}, \text{Prop} \rangle} \text{ComDmbSy} \\
\\
\frac{e \in \mathbb{E}_p^{\text{Isb}}, \quad \text{status}(e) = \text{fetch}, \quad \text{ComCnd}(\mathbb{C}, e), \quad \text{ValidCnd}(\mathbb{C}, e), \quad \text{AllMemInit}(\mathbb{C}, e), \quad \text{AllDmbSys}(\mathbb{C}, e)}{\mathbb{C} \xrightarrow{P} \langle \mathbb{E}, \text{ins}, \text{status}[e \leftarrow \text{com}], \text{rf}, \text{Prop} \rangle} \text{ComIsb}
\end{array}$$

AB: The `ComIsb` rule is somehow wrong. In the Flat model they say "all po-previous memory instructions have fully defined memory footprints. This corresponds just to `fetch` in our model [the rule lists `init` instead]. Or does it? what about a dependency of type $r \xrightarrow{\text{addr}, \text{po}} w \xrightarrow{\text{po}} \text{isb}$? Here for w 's "memory footprint" to be defined do we need r to be initied? This could complicate stuff.

$$\begin{array}{c}
\frac{e \in \mathbb{E}_p^{\text{DmbLd}}, \quad \text{status}(e) = \text{fetch}, \quad \text{ComCnd}(\mathbb{C}, e), \quad \text{ValidCnd}(\mathbb{C}, e), \quad \text{AllReads}(\mathbb{C}, e), \quad \text{AllDmbSys}(\mathbb{C}, e)}{\mathbb{C} \xrightarrow{P} \langle \mathbb{E}, \text{ins}, \text{status}[e \leftarrow \text{com}], \text{rf}, \text{Prop} \rangle} \text{ComDmbLd} \\
\\
\frac{e \in \mathbb{E}_p^{\text{DmbSt}}, \quad \text{status}(e) = \text{fetch}, \quad \text{ComCnd}(\mathbb{C}, e), \quad \text{ValidCnd}(\mathbb{C}, e), \quad \text{AllWrites}(\mathbb{C}, e), \quad \text{AllDmbSys}(\mathbb{C}, e)}{\mathbb{C} \xrightarrow{P} \langle \mathbb{E}, \text{ins}, \text{status}[e \leftarrow \text{com}], \text{rf}, \text{Prop} \rangle} \text{ComDmbSt} \\
\\
\frac{e \in \mathbb{E}_p^{\text{ACI}}, \quad \text{status}(e) = \text{fetch}, \quad \text{ComCnd}(\mathbb{C}, e), \quad \text{ValidCnd}(\mathbb{C}, e), \quad \text{AllSynCs}(\mathbb{C}, e)}{\mathbb{C} \xrightarrow{P} \langle \mathbb{E}, \text{ins}, \text{status}[e \leftarrow \text{com}], \text{rf}, \text{Prop} \rangle} \text{ComACI}
\end{array}$$

We explain the above rules as thus:

- The `Fetch` rule is the same as before.
- We need the following pre-conditions to hold for initializing (satisfying) a read event e (from either local uncommitted events or memory):
 1. For all events e' that are poloc-predecessors of e , e' must have been initialized.
 2. All `Dmb.Sy`, `Isb` and `Dmb.Ld` instructions that are po-predecessors of e have been committed.
 3. All po-preceding Load Acquire instructions have been initialized, i.e. entirely satisfied.
- The rule for initializing a Load Acquire is similar to that of a read, but with the extra condition that all po-previous Store Releases have been committed.
- To initialize a write, along with an `InitCnd` that we had previously, we need the following conditions to hold:
 1. All po-previous `Dmb.Sy`, `Isb`, `Dmb.Ld`, `Dmb.St`, and Load Acquire instructions have been committed.
 2. All po-previous store (writes and store releases) instructions have been initiated.
- To initialize a store release, the required conditions are almost the same as for writes, with the difference that instead of just load acquires, all po-previous memory access instructions have been committed.
- The condition for committing a write or store release, is similar to before, but with the added condition that all po-previous synchronization instructions (`Dmb.Sy` and `Isb`) are committed.
- All `ACI` and synchronization instructions have only one transition: from `fetch` to `commit`. Across all of them, the `ComCnd` and `ValidCnd` are common conditions, as is the condition that all `Dmb.Sy`'s have been committed (for `ACI`'s and `Dmb.Sy`'s we also need po-previous `Isb`'s to have been committed). Apart from this,

1. For Dmb.Sy's we need all po-previous memory access instructions to have committed.
2. For Isb's we need all po-previous memory access instructions to have been initialized.
3. For Dmb.Ld's we need all po-previous load (read and load acquire) instructions to have been committed.
4. For Dmb.St's we need all po-previous stores (write and store release) instructions to have been committed.

Assign instructions. The ARM developer manual or the Flat model do not explicitly handle assign instructions. We can instead imagine it as writing the value of *exp* to a new variable *z* which is later read into the register *\$r*. Since this variable is never used by any other process, we can construct a rule for this assign statement by simply merging the rules for read and write. Since AllLacqInit is a weaker condition than AllLacqs, we can simply use the predicates for the write event. One must, however, keep in mind that this is a derived rule.

AB: There is one hairy point about Assigns: are they allowed to be reordered with dmb.sy/isb's? The models say dmb.sy only stops memory-access instructions from being reordered with it; and technically an assign only goes from registers to registers, so it doesn't access memory...

AB: Also, it may be helpful to verify once that this rule is correct. I just assumed it to be a write to a private variable + read into register merged into a single instruction.

$$\begin{array}{c}
\frac{e \in \mathbb{E}_p^A, \quad \text{status}(e) = \text{fetch}, \quad \text{InitCnd}(c, e), \\
\text{AllSyncs}(c, e), \quad \text{AllDmbLds}(c, e), \quad \text{AllLacqs}(c, e), \quad \text{AllDmbSts}(c, e)}{c \xrightarrow{P} \langle \mathbb{E}, \prec, \text{ins}, \text{status}[e \leftarrow \text{init}], \text{rf}, \text{Prop} \rangle} \text{InitAssign} \\
\\
\frac{e \in \mathbb{E}_p^A, \quad \text{status}(e) = \text{init}, \quad \text{ComCnd}(c, e), \quad \text{AllSyncs}(c, e)}{c \xrightarrow{P} \langle \mathbb{E}, \prec, \text{ins}, \text{status}[e \leftarrow \text{com}], \text{rf}, \text{Prop}[\text{var}(e) \leftarrow e] \rangle} \text{ComAssign}
\end{array}$$

8 Proof of equivalence to the ARMv8 Model

We give here the proof of equivalence of the above model to the ARMv8 model, as found in section B2.3 of the ARM developer manual. There are two main conditions for the equivalence to hold: the **local ordering constraints** and the **external ordering constraints**. We do not take into account tag reads or tag writes since our model does not include them. The local ordering constraints consist of the following:

- **Constraints due to local-write successors.** These correspond to write-write pairs related by \prec_{poloc} . Consider any valid execution under our model, and consider two write events $e_1 \prec_{\text{poloc}} e_2$. Note that e_1 is always committed before e_2 , and because reads can read only from po-previous writes, an execution in which e_1 is initialized after e_2 is functionally equivalent to one where e_1 is initialized just before e_2 (because reads that occur po-between the two events will anyway read from e_1 in our model; and for those after e_2 this leads to a functionally same scenario). Hence, reachability is preserved by our model for this rule.
- **Dependency ordered before relations are preserved.** This consists of the *rf*, *addr*, *data* and *ctrl* dependencies. The first follows immediately from the definition of *CW*. The others In our formulation of the syntax of concurrent programs *addr* and *data* dependencies both are part of \prec_{data} (since we represent loads by $\$r \leftarrow x$ and stores by $x \leftarrow \$r$). Then this follows from *InitCnd* which appears in all initialization rules for writes, and the definition of *CW* for reads. The *AllSyncs* predicate which appears in all synchronization rules takes care of the fourth.
- **Atomic-ordered-before relations are preserved.** These refer to the ordering between *SRel* and *LAcq* instructions: 1) the per-loc ordering between *LAcq-SRel* pairs must be maintained and 2) the **local read successor** relation between a *SRel* and a *LAcq* must be preserved. The *AllMem* predicate in *InitSRel*s takes care of (1), and *AllSRel* in the *InitLAcq*-rules takes care of (2).
- **Barrier-ordered-before relations are preserved.** These relations are further divided into the following:
 1. **The ordering between two events separated by a dmb.full.** The *AllSyncs* predicate takes care of this, along with the predicates of the *ComDmbSy* and *ComIsb* rules.
 2. **The ordering between two events that form a release-acquire pair.** The release-acquire pairs are said to be like two halves of a *dmb.full*. The *AllSRel*s predicate of *LAcqInit* handles this.
 3. **The ordering between a read-event pair where the read is po-before a dmb.ld which is po-before the event.** The *AllReads* condition of *ComDmbLd* combined with *AllDmbLds* in all of the *init* rules ensures that this constraint holds.
 4. **The ordering between a LAcq and po-later event is preserved.** The *AllLacqInit* (and the *AllLacqs* in case of *InitWrite*) that appears in all the *init* rules takes care of this.
 5. **The ordering between a write-write pair where the first write is po-before a dmb.st which is po-before the second write.** First note that the *AllWrites* predicate in *ComDmbSt* ensures that the write is committed before the *dmb.st*. Further, the *AllDmbSts* predicate of *InitWrite* and *InitSRel* ensure that the *dmb.st* is committed before the second write is initialized.

6. **The ordering between a release and a *preceeding* event is preserved.** This is ensured by the `ALLMem` predicate in `InitSRel`.

- **The transitive closure of the above must hold.** Since we showed that each of the above orderings holds individually, the transitive closure follows easily.

Next we tackle the proof of the **global ordering constraints**. We choose the **ordered-before** formulation of the external ordering constraints as presented in ARM's manual. An event e_1 is *ordered-before* another event e_2 if and only if at least one of the following hold:

- e_1 is *observed by* (i.e. is read by) e_2 , or
- e_1 is *locally ordered* before e_2 , or
- There exists an event e_3 such that e_1 is ordered before e_3 which in turn is ordered before e_2 (transitive closure).

Then, the **external ordering constraint** requires that there are no cycles in the ordered-before relation, i.e. that all processors see a consistent view of the order. Note that, denoting the ordered-before relation by \prec_{ob} , if $e_1 \prec_{ob} e_2$ where e_1 and e_2 belong to different processes, then since in our model the memory's contents can be overwritten by newer events but not "uncovered", e_2 "covers" e_1 and hence the first event cannot be read after that by any events: this is because remote reads see a more recent version of the memory, while local reads either read from the main memory which has the same effect, or from a local read which is *more recent* than the main memory which is in turn more recent than e_1 . Thus, the only way cycles can enter the \prec_{ob} ordering is if there is a cycle in the local ordering, which as established above is not possible.

Thus we conclude that **every valid execution under our model (which we call ARM') corresponds to a valid execution under ARM**.

Further, note that *every predicate that occurs as a part of our rules follows from one of the conditions of ARM*. This means that since any valid execution under ARM satisfies exactly these predicates, **any valid execution under ARM satisfies each of these rules**. Thus, every execution under ARM is valid under ARM'.

Using the above two results, we conclude that $\boxed{ARM \equiv ARM'}$, completing the proof of equivalence.

9 Context Bound Model Checking for ARM

10 Code-to-code translation for reduction to SC (for the simple model)

For the sake of performing context-bound model checking, we next define the scheme for the code-to-code translation.

10.1 Scheme for the first part of model (without synchronization instructions)

Our translation scheme translates a program $Prog$ into a program $Prog^\star$ using the map function $\llbracket \cdot \rrbracket_K$. Let \mathcal{P} and \mathcal{X} be the set of processes and shared variables in our program. Then, the map $\llbracket \cdot \rrbracket_K$ replaces the variables of $Prog$ by $|\mathcal{P}| \cdot K$ copies of the set \mathcal{X} , along with a finite set of finite data structures defined below. Below, the function gen takes in a finite set and returns a randomly chosen element of the set.

$$\begin{aligned}
\llbracket Prog \rrbracket_K &\stackrel{\text{def}}{=} \text{vars: } x^* \langle \text{addvars} \rangle_K \\
&\quad \text{procs: } (\llbracket p \rrbracket_K)^* \langle \text{initProc} \rangle_K \langle \text{verProc} \rangle_K \\
\llbracket p \rrbracket_K &\stackrel{\text{def}}{=} \text{regs: } \$r^* \\
&\quad \text{instrs: } (\llbracket i \rrbracket_K^p)^* \\
\llbracket i \rrbracket_K^p &\stackrel{\text{def}}{=} l: \langle \text{activeCnt} \rangle_K^p \llbracket s \rrbracket_K^p \langle \text{closeCnt} \rangle_K^p \\
\llbracket x \leftarrow exp \rrbracket_K^p &\stackrel{\text{def}}{=} \llbracket x \leftarrow exp \rrbracket_K^{p, \text{Write}} \\
\llbracket \$r \leftarrow x \rrbracket_K^p &\stackrel{\text{def}}{=} \llbracket \$r \leftarrow x \rrbracket_K^{p, \text{Read}} \\
\llbracket \$r \leftarrow exp \rrbracket_K^p &\stackrel{\text{def}}{=} \llbracket \$r \leftarrow exp \rrbracket_K^{p, \text{Assign}} \\
\llbracket \text{if } exp \text{ then } i^* \text{ else } i^* \rrbracket_K^p &\stackrel{\text{def}}{=} \text{if } exp \text{ then } (\llbracket i \rrbracket_K^p)^* \text{ else } (\llbracket i \rrbracket_K^p)^*; \langle \text{control} \rangle_K^p \\
\llbracket \text{while } exp \text{ do } i^* \rrbracket_K^p &\stackrel{\text{def}}{=} \text{while } exp \text{ do } (\llbracket i \rrbracket_K^p)^*; \langle \text{control} \rangle_K^p \\
\llbracket \text{assume } exp \rrbracket_K^p &\stackrel{\text{def}}{=} \text{assume } exp; \langle \text{control} \rangle_K^p \\
\llbracket \text{assert } exp \rrbracket_K^p &\stackrel{\text{def}}{=} \text{assert } exp; \langle \text{control} \rangle_K^p \\
\llbracket \text{term} \rrbracket_K^p &\stackrel{\text{def}}{=} \text{term}
\end{aligned}$$

$$\begin{aligned}
\langle \text{addvars} \rangle_K &\stackrel{\text{def}}{=} \mu(|\mathcal{X}|, K), \mu^{\text{init}}(|\mathcal{X}|, K), \nu(|\mathcal{P}|, |\mathcal{X}|), \\
&\quad \text{iR}(|\mathcal{P}|, |\mathcal{X}|), \text{cR}(|\mathcal{P}|, |\mathcal{X}|), \\
&\quad \text{iW}(|\mathcal{P}|, |\mathcal{X}|), \text{cW}(|\mathcal{P}|, |\mathcal{X}|), \\
&\quad \text{iReg}(|\mathcal{P}|, |\mathcal{R}|), \text{cReg}(|\mathcal{P}|, |\mathcal{R}|), \\
&\quad \text{ctrl}(|\mathcal{P}|), \text{active}(K), \text{cnt} \\
\langle \text{activeCnt} \rangle_K &\stackrel{\text{def}}{=} \text{assume}(\text{active}(\text{cnt}) = p) \\
\langle \text{closeCnt} \rangle_K &\stackrel{\text{def}}{=} \text{cnt} \leftarrow \text{cnt} + \text{gen}([0, \dots, K-1]); \\
&\quad \text{assume}(\text{cnt} \leq K) \\
\langle \text{control} \rangle_K &\stackrel{\text{def}}{=} \text{ctrl}(p) \leftarrow \text{ctrl}(p) + \text{gen}(0, \dots, K-1); \\
&\quad \text{assume}(\text{ctrl}(p) \leq K)
\end{aligned}$$

10.2 Data Structures (for the model without synchronization)

We denote by \mathcal{D} the domain of all possible values of expressions and variables. Our simulation maintains, as described above, a finite set of finite data structures. We explain each in turn. First, for each context k , we store the ID of the active process p in the context k , using the mapping $\text{active} : [1, \dots, K] \mapsto \mathcal{P}$. The mapping $\mu^{\text{init}} : \mathcal{X} \times [1, \dots, K] \mapsto \mathcal{D}$ maintains, for each variable x and context k the last value of the variable x that has been propagated to memory by any process *upto the beginning of context k* . We also define the mapping $\mu : \mathcal{X} \times [1, \dots, K] \mapsto \mathcal{D}$ as the counterpart of the above mapping that actually changes (gets updated) through the course of context k , i.e. at any given point in time covered by context k , $\mu(x, k)$ gives the latest value of variable x propagated to memory until that point. Further, the mapping $\nu : \mathcal{P} \times \mathcal{X} \mapsto \mathcal{D}$ denotes for each process p and variable x the latest value that has been written to x by p . We also maintain the maps

$$\begin{aligned}
\text{iW} : \mathcal{P} \times \mathcal{X} &\mapsto [1, \dots, K] \\
\text{cW} : \mathcal{P} \times \mathcal{X} &\mapsto [1, \dots, K] \\
\text{iR} : \mathcal{P} \times \mathcal{X} &\mapsto [1, \dots, K] \\
\text{cR} : \mathcal{P} \times \mathcal{X} &\mapsto [1, \dots, K]
\end{aligned}$$

The first map indicates, for each process p and variable x , the latest context in which a write on x has been initialized by p . Similarly, the second one indicates for each such pair the latest context in which a write was committed by p ; and the third indicates the latest context in which a read of x was initialized by p . Similarly, we define cR for committing reads. It must be noted that a read is not propagated to other processes. The only purpose of separately initializing and committing them is for a scenario like this, consider a dependency $w_1 \xrightarrow{\text{rf}} r \xrightarrow{\text{data}} w_2$. Suppose the init times of the three are 1, 2, 3 respectively, with w_1 committed only at 5. We need to ensure that w_2 is not committed before 5, but we would like to consider only immediate dependencies. Thus it is more convenient to assign r a commit timestamp ≥ 5 , so that we can impose the constraint saying " w_2 commits after whatever time r commits".

Since registers are shared among all processes, we need to define special mappings for them. Thus we define $\text{iReg} : \mathcal{R} \mapsto [1, \dots, K]$ which captures for each register $\$r$ the initializing context of the latest read or assign event loading a value to $\$r$. Similarly $\text{cReg} : \mathcal{R} \mapsto [1, \dots, K]$ captures for each register $\$r$ the committing context of the latest read or assign event loading a value to $\$r$. We also extend this to expressions, by defining $\text{iReg}(\text{exp}) = \max\{\text{iReg}(\$r) | \$r \in \mathcal{R}(\text{exp})\}$. Similarly we extend the other two definitions to expressions.

Finally, the mapping $\text{ctrl} : \mathcal{P} \mapsto [1, \dots, K]$ gives for each process p the committing context of the latest aci event in p . The variable cnt tracks the current context.

The function gen is assumed to return, given a set S , a random element of S .

10.3 The initializing process

We next present the algorithm $\langle \text{initProc} \rangle_K$.

Algorithm 1: Algorithm $\langle \text{initProc} \rangle_K$.

```

1 for  $p \in \mathcal{P} \wedge x \in \mathcal{X}$  do
2    $\text{iR}(p, x) \leftarrow 1$ ;
3    $\text{iW}(p, x) \leftarrow 1$ ;
4    $\text{cW}(p, x) \leftarrow 1$ ;
5    $\text{cR}(p, x) \leftarrow 1$ ;
6    $\nu(p, x) \leftarrow 0$ ;
7    $\mu(p, x, 1) \leftarrow 0$ ;
8   for  $k \in [2, \dots, K]$  do
9      $\mu^{\text{init}}(p, x, k) \leftarrow \text{gen}(\mathcal{D})$ ;
10     $\mu(p, x, k) \leftarrow \mu^{\text{init}}(p, x, k)$ ;
11  end
12 end
13 for  $p \in \mathcal{P}$  do
14    $\text{ctrl}(p) \leftarrow 1$ ;
15 end
16 for  $r \in \mathcal{R}$  do
17    $\text{iReg}(p) \leftarrow 1$ ;
18    $\text{cReg}(p) \leftarrow 1$ ;
19 end
20 for  $k \in [1, \dots, K]$  do
21    $\text{active}(k) \leftarrow \text{gen}([1, \dots, K])$ ;
22 end
23  $\text{cnt} \leftarrow 1$ ;

```

The initial process's job is to initialize all the data structures. We assume that in the beginning all variables are assigned the value 0. If needed we can replace this by a symbolic variable depicting all possible values. The structures which record contexts are all initialized to 1, since that is the earliest context possible. We also assign to each context a randomly chosen active process.

10.4 Write instructions

Algorithm 2: $\llbracket x \leftarrow \text{exp} \rrbracket_K^{p, \text{Write}}$

```

1 //Guess
2  $\text{iW}(p, x) \leftarrow \text{gen}([1, \dots, K])$ ;
3  $\text{old-cW} \leftarrow \text{cW}(p, x)$ ;
4  $\text{cW}(p, x) \leftarrow \text{gen}([1, \dots, K])$ ;
5 //Check
6  $\text{assume}(\text{iW}(p, x) \geq \text{cnt})$ ;
7  $\text{assume}(\text{active}(\text{iW}(p, x)) = p)$ ;
8  $\text{assume}(\text{iW}(p, x) \geq \text{iReg}(\text{exp}))$ ;
9  $\text{assume}(\text{cW}(p, x) \geq \text{iW}(p, x))$ ;
10  $\text{assume}(\text{cW}(p, x) \geq \max(\text{old-cW}, \text{cReg}(\text{exp}), \text{cR}(p, x), \text{ctrl}(p)))$ ;
11 //Update
12  $\mu(x, \text{cW}(p, x)) \leftarrow \text{exp}$ ;
13  $\nu(p, x) \leftarrow \text{exp}$ ;

```

The above listing shows how write instructions are handled. First, we guess the contexts in which the write will be initialized and committed respectively. Next, we perform a set of sanity checks to ensure that the write conforms to the rule `InitWrite`: line 6 checks that the write is initialized after the current context (when it is fetched); line 7 ensures that p is the active process in that context. We then make sure that `InitCnd` is satisfied in line 8. Further, the write must be initialized before committed, as expressed in line 9. Finally, we must ensure that the write is committed not before any `poloc`-preceeding write or read, and also not before any `po`-previous `aci` instruction or before any instruction which supplies the data for this write. That is expressed in line 10. Then, we update the new values of the global values of x in the respective context, and the latest local value of x .

10.5 Read Instructions

Algorithm 3: $\llbracket \$r \leftarrow x \rrbracket_K^{p, \text{Read}}$

```

1 //Guess
2  $\text{iR}(p, x) \leftarrow \text{gen}([1, \dots, K]);$ 
3  $\text{old-cR} \leftarrow \text{cR}(p, x);$ 
4  $\text{cR}(p, x) \leftarrow \text{gen}([1, \dots, K]);$ 
5  $\text{iReg}(\$r) \leftarrow \text{iR}(p, x);$ 
6  $\text{cReg}(\$r) \leftarrow \text{cR}(p, x);$ 
7 //Check
8  $\text{assume}(\text{iR}(p, x) \geq \text{cnt});$ 
9  $\text{assume}(\text{active}(\text{iR}(p, x)) = p);$ 
10  $\text{assume}(\text{iR}(p, x) \geq \text{iW}(p, x));$ 
11  $\text{assume}(\text{cR}(p, x) \geq \text{iR}(p, x));$ 
12  $\text{assume}(\text{active}(\text{cR}(p, x)) = p);$ 
13  $\text{assume}(\text{cR}(p, x) \geq \max(\text{old-cR}, \text{cW}(p, x), \text{ctrl}(p)));$ 
14 //Update
15 if  $\text{iR}(p, x) < \text{cW}(p, x)$  then
16 |  $\$r \leftarrow \nu(p, x);$ 
17 else
18 |  $\$r \leftarrow \mu(x, \text{iR}(p, x));$ 
19 end

```

As for writes, we start by guessing the contexts in which the read is initialized and committed. We then perform some sanity checks in the lines 8-14, which we explain next. Line 8 checks that the read is initialized only after being fetched (after or in the current context). Lines 9 and 12 ensure that p is the active process during the initialization and commit of the read. Line 10 ensures that the read is initialized after the closest po-before write; this is needed due to the model. Line 11 expresses that the read is committed no earlier than it is initialized. Further, we need that the read is committed no earlier than a read/write that is po-loc-before it, or any aci instruction that is po-before it. This is expressed in line 13. If the read is initialized before the closest po-before write (say w) is committed, then we must follow the rule `InitReadFromLocal`, as dictated by line 16. Otherwise, the global memory is at least as up-to-date, and we must use the rule `InitReadFromProp` to read from it. This is captured by the update of rule 18.

10.6 Assign Instructions

Algorithm 4: $\llbracket \$r \leftarrow \text{exp} \rrbracket_K^{p, \text{Assign}}$

```

1 //Guess
2  $\text{iReg}(\$r) \leftarrow \text{gen}([1, \dots, K]);$ 
3  $\text{cReg}(\$r) \leftarrow \text{gen}([1, \dots, K]);$ 
4 //Check
5  $\text{assume}(\text{iReg}(\$r) \geq \text{cnt});$ 
6  $\text{assume}(\text{active}(\text{iReg}(\$r)) = p);$ 
7  $\text{assume}(\text{iReg}(\$r) \geq \text{iReg}(\text{exp}));$ 
8  $\text{assume}(\text{active}(\text{cReg}(\$r)) = p);$ 
9  $\text{assume}(\text{cReg}(\$r) \geq \text{iReg}(\$r));$ 
10  $\text{assume}(\text{cReg}(\$r) \geq \max(\text{cReg}(\text{exp}), \text{ctrl}(p)));$ 
11 //Update
12  $\$r \leftarrow \text{exp};$ 

```

We first guess the initializing and committing context of the assign statement. Then we run through a few sanity checks that we now describe. We first check at line 4 that the statement is initialized only after it is fetched in the current context cnt . We also want that the statement only be committed no earlier than it is initialized; this is captured by line 9. We further need the process p to be active in both the contexts responsible for initialization and commit: this is expressed in lines 6 and 8. Since an assign statement can be initialized only after the statements it is dependent on (via `data`), we have line 7 which is `InitCnd`. Finally, the statement cannot be committed any earlier than a statement it depends on, or any po-preceding aci statement. This corresponds to line 10. The update step is simple: we just record the new value of the register $\$r$.

10.7 Verifying process

Algorithm 5: $\langle \text{verProc} \rangle_K$.

```

1 for  $p \in \mathcal{P} \wedge x \in \mathcal{X} \wedge k \in [1, \dots, K-1]$  do
2   |  $\text{assume}(\mu(p, x, k) = \mu^{init}(p, x, k+1));$ 
3 end
4 if  $l$  is reachable then
5   |  $\text{error};$ 
6 end

```

The verifying process simply makes sure that the modifications to global state by a process in a context leaves it exactly in the state that the process of the next context finds it. If this is satisfied, then the execution is valid and the *error* state is reachable if and only if a bad state can be reached in this reduced SC program.

11 Code-to-code translation for reduction to SC (for the complete model)

11.1 Scheme for the complete model (with synchronization included)

Our translation scheme translates a program $Prog$ into a program $Prog^\bullet$ using the map function $\llbracket \cdot \rrbracket_K$. Let \mathcal{P} and \mathcal{X} be the set of processes and shared variables in our program. Then, the map $\llbracket \cdot \rrbracket_K$ replaces the variables of $Prog$ by $|\mathcal{P}| \cdot K$ copies of the set \mathcal{X} , along with a finite set of finite data structures defined below. Below, the function gen takes in a finite set and returns a randomly chosen element of the set.

$$\begin{aligned}
\llbracket Prog \rrbracket_K &\stackrel{\text{def}}{=} \text{vars: } x^* \langle \text{addvars} \rangle_K \\
&\quad \text{procs: } (\llbracket p \rrbracket_K)^* \langle \text{initProc} \rangle_K \langle \text{verProc} \rangle_K \\
\llbracket p \rrbracket_K &\stackrel{\text{def}}{=} \text{regs: } \$r^* \\
&\quad \text{instrs: } (\llbracket i \rrbracket_K^p)^* \\
\llbracket i \rrbracket_K^p &\stackrel{\text{def}}{=} l: \langle \text{activeCnt} \rangle_K^p \llbracket s \rrbracket_K^p \langle \text{closeCnt} \rangle_K^p \\
\llbracket x \leftarrow exp \rrbracket_K^p &\stackrel{\text{def}}{=} \llbracket x \leftarrow exp \rrbracket_K^{p, \text{Write}} \\
\llbracket \$r \leftarrow x \rrbracket_K^p &\stackrel{\text{def}}{=} \llbracket \$r \leftarrow x \rrbracket_K^{p, \text{Read}} \\
\llbracket \$r \leftarrow exp \rrbracket_K^p &\stackrel{\text{def}}{=} \llbracket \$r \leftarrow exp \rrbracket_K^{p, \text{Assign}} \\
\llbracket [exp'] \leftarrow exp \rrbracket_K^p &\stackrel{\text{def}}{=} \llbracket [exp'] \leftarrow exp \rrbracket_K^{p, \text{Write}} \\
\llbracket \$r \leftarrow [exp] \rrbracket_K^p &\stackrel{\text{def}}{=} \llbracket \$r \leftarrow [exp] \rrbracket_K^{p, \text{Read}} \\
\llbracket \text{if } exp \text{ then } i^* \text{ else } i^* \rrbracket_K^p &\stackrel{\text{def}}{=} \text{if } exp \text{ then } (\llbracket i \rrbracket_K^p)^* \text{ else } (\llbracket i \rrbracket_K^p)^*; \langle \text{control} \rangle_K^p \\
\llbracket \text{while } exp \text{ do } i^* \rrbracket_K^p &\stackrel{\text{def}}{=} \text{while } exp \text{ do } (\llbracket i \rrbracket_K^p)^*; \langle \text{control} \rangle_K^p \\
\llbracket \text{assume } exp \rrbracket_K^p &\stackrel{\text{def}}{=} \text{assume } exp; \langle \text{control} \rangle_K^p \\
\llbracket \text{assert } exp \rrbracket_K^p &\stackrel{\text{def}}{=} \text{assert } exp; \langle \text{control} \rangle_K^p \\
\llbracket \text{acquire } \$r \leftarrow [exp] \rrbracket_K^p &\stackrel{\text{def}}{=} \llbracket \$r \leftarrow [exp] \rrbracket_K^{p, \text{LAcq}} \\
\llbracket \text{release } [exp'] \leftarrow exp \rrbracket_K^p &\stackrel{\text{def}}{=} \llbracket [exp'] \leftarrow exp \rrbracket_K^{p, \text{SReL}} \\
\llbracket \text{dmb.l d} \rrbracket_K^p &\stackrel{\text{def}}{=} \llbracket \text{dmb.l d} \rrbracket_K^{p, \text{DmbLd}} \\
\llbracket \text{dmb.st} \rrbracket_K^p &\stackrel{\text{def}}{=} \llbracket \text{dmb.st} \rrbracket_K^{p, \text{DmbSt}} \\
\llbracket \text{dmb.sy} \rrbracket_K^p &\stackrel{\text{def}}{=} \llbracket \text{dmb.sy} \rrbracket_K^{p, \text{DmbSy}} \\
\llbracket \text{isb} \rrbracket_K^p &\stackrel{\text{def}}{=} \llbracket \text{isb} \rrbracket_K^{p, \text{isb}} \\
\llbracket \text{term} \rrbracket_K^p &\stackrel{\text{def}}{=} \text{term} \\
\langle \text{addvars} \rangle_K &\stackrel{\text{def}}{=} \mu(|\mathcal{X}|, K), \mu^{init}(|\mathcal{X}|, K), \nu(|\mathcal{P}|, |\mathcal{X}|), \\
&\quad \text{iR}(|\mathcal{P}|, |\mathcal{X}|), \text{cR}(|\mathcal{P}|, |\mathcal{X}|), \\
&\quad \text{iW}(|\mathcal{P}|, |\mathcal{X}|), \text{cW}(|\mathcal{P}|, |\mathcal{X}|), \\
&\quad \text{iReg}(|\mathcal{P}|, |\mathcal{R}|), \text{cReg}(|\mathcal{P}|, |\mathcal{R}|),
\end{aligned}$$

$$\begin{aligned}
& \text{iL}(|\mathcal{P}|, |\mathcal{R}|), \text{cL}(|\mathcal{P}|, |\mathcal{R}|), \\
& \text{iS}(|\mathcal{P}|, |\mathcal{X}|), \text{cS}(|\mathcal{P}|, |\mathcal{X}|), \\
& \text{cDY}(|\mathcal{P}|), \text{cDL}(|\mathcal{P}|), \text{cDS}(|\mathcal{P}|), \\
& \text{ctrl}(|\mathcal{P}|), \text{active}(K), \text{cnt} \\
& \langle \text{activeCnt} \rangle_K^p \stackrel{\text{def}}{=} \text{assume}(\text{active}(\text{cnt}) = p) \\
& \langle \text{closeCnt} \rangle_K^p \stackrel{\text{def}}{=} \text{cnt} \leftarrow \text{cnt} + \text{gen}([0, \dots, K-1]); \\
& \quad \text{assume}(\text{cnt} \leq K) \\
& \langle \text{control} \rangle_K^p \stackrel{\text{def}}{=} \text{ctrl}(p) \leftarrow \text{ctrl}(p) + \text{gen}(0, \dots, K-1); \\
& \quad \text{assume}(\text{ctrl}(p) \leq K)
\end{aligned}$$

11.2 Additional data structures for the complete model

We use all of the data structures described in the section of the simple model.

AB: *isb instructions are not handled yet due to the doubt.*

Now, similar to the structures in section 10, we define the mappings

$$\begin{aligned}
\text{iL} &: \mathcal{P} \times \mathcal{R} \mapsto [1, \dots, K] \\
\text{cL} &: \mathcal{P} \times \mathcal{R} \mapsto [1, \dots, K] \\
\text{iS} &: \mathcal{P} \times \mathcal{X} \mapsto [1, \dots, K] \\
\text{cS} &: \mathcal{P} \times \mathcal{X} \mapsto [1, \dots, K] \\
\text{cDY} &: \mathcal{P} \mapsto [1, \dots, K] \\
\text{cDS} &: \mathcal{P} \mapsto [1, \dots, K] \\
\text{cDL} &: \mathcal{P} \mapsto [1, \dots, K]
\end{aligned}$$

The first four describe, for each process-register or process-variable pair, the initializing and committing contexts of the latest **LAcq** instruction that loads to, and the latest **SReI** instruction that stores from that register/to that variable. There is however one change that we must keep in mind: now the set \mathcal{X} consists both of variables and addressable memory regions (as opposed to just variables). Also, noting that the predicates on **LAcq** or **SReI** that appear in our rules, such as **AllLAcqs**, are not about those to a particular variable but over all of them, it will be helpful to define for $p \in \mathcal{P}$:

$$\text{iS}(p) = \max_{x \in \mathcal{X}} \text{iS}(p, x)$$

We similarly define $\text{iL}(p)$, $\text{cL}(p)$ and $\text{cS}(p)$. With these structures defined, we now elaborate upon the components of the code-to-code translation above.

11.3 The initializing process

Algorithm 6: Algorithm $\langle \text{initProc} \rangle_K$.

```

1 for  $p \in \mathcal{P} \wedge x \in \mathcal{X}$  do
2    $\text{iR}(p, x) \leftarrow 1$ ;
3    $\text{iW}(p, x) \leftarrow 1$ ;
4    $\text{cW}(p, x) \leftarrow 1$ ;
5    $\text{cR}(p, x) \leftarrow 1$ ;
6    $\nu(p, x) \leftarrow 0$ ;
7    $\mu(p, x, 1) \leftarrow 0$ ;
8   for  $k \in [2, \dots, K]$  do
9      $\mu^{\text{init}}(p, x, k) \leftarrow \text{gen}(\mathcal{D})$ ;
10     $\mu(p, x, k) \leftarrow \mu^{\text{init}}(p, x, k)$ ;
11  end
12 end
13 for  $p \in \mathcal{P}$  do
14    $\text{ctrl}(p) \leftarrow 1$ ;
15    $\text{cDY}(p) \leftarrow 1$ ;  $\text{cDS}(p) \leftarrow 1$ ;  $\text{cDL}(p) \leftarrow 1$ ;
16   for  $r \in \mathcal{R}$  do
17      $\text{iL}(p, r) \leftarrow 1$ ;  $\text{cL}(p, r) \leftarrow 1$ ;
18      $\text{iS}(p, r) \leftarrow 1$ ;  $\text{cS}(p, r) \leftarrow 1$ ;
19   end
20 end
21 for  $r \in \mathcal{R}$  do
22    $\text{iReg}(p) \leftarrow 1$ ;
23    $\text{cReg}(p) \leftarrow 1$ ;
24 end
25 for  $k \in [1, \dots, K]$  do
26    $\text{active}(k) \leftarrow \text{gen}([1, \dots, K])$ ;
27 end
28  $\text{cnt} \leftarrow 1$ ;

```

The algorithm is largely the same as before. We add statements that initialize the values of the new structures defined above to 1, at lines 14-18.

11.4 Write Statements

Algorithm 7: $\llbracket x \leftarrow \text{exp} \rrbracket_K^{p, \text{Write}}$

```

1 //Guess
2  $\text{iW}(p, x) \leftarrow \text{gen}([1, \dots, K])$ ;
3  $\text{old-cW} \leftarrow \text{cW}(p, x)$ ;
4  $\text{cW}(p, x) \leftarrow \text{gen}([1, \dots, K])$ ;
5 //Check
6  $\text{assume}(\text{iW}(p, x) \geq \text{cnt})$ ;
7  $\text{assume}(\text{active}(\text{iW}(p, x)) = p)$ ;
8  $\text{assume}(\text{iW}(p, x) \geq \text{iReg}(\text{exp}))$ ;
9  $\text{assume}(\text{cW}(p, x) \geq \text{iW}(p, x))$ ;
10  $\text{assume}(\text{iW}(p, x) \geq \max(\text{cDY}(p), \text{cDS}(p), \text{cDL}(p)))$ ;
11  $\text{assume}(\text{iW}(p, x) \geq \text{cL}(p))$ ;
12  $\text{assume}(\text{cW}(p, x) \geq \max(\text{old-cW}, \text{cReg}(\text{exp}), \text{cR}(p, x), \text{ctrl}(p)))$ ;
13 //Update
14  $\mu(x, \text{cW}(p, x)) \leftarrow \text{exp}$ ;
15  $\nu(p, x) \leftarrow \text{exp}$ ;

```

We explain only the changes here compared to the listing in section 10. We check for the rules `AllSyncs`, `AllDmbLds` and `AllDmbSts` in line 10. In line 11 we verify that `AllAcqs` holds.

Algorithm 8: $\llbracket [exp'] \leftarrow exp \rrbracket_K^{p, \text{Write}}$

```
1 //Guess
2 iW(p, [exp'])  $\leftarrow$  gen([1,  $\dots$ , K]);
3 old-cW  $\leftarrow$  cW(p, [exp']);
4 cW(p, [exp'])  $\leftarrow$  gen([1,  $\dots$ , K]);
5 //Check
6 assume(iW(p, [exp'])  $\geq$  cnt);
7 assume(active(iW(p, [exp'])) = p);
8 assume(iW(p, [exp'])  $\geq$  iReg(exp));
9 assume(iW(p, [exp'])  $\geq$  iReg(exp'));
10 assume(cW(p, [exp'])  $\geq$  iW(p, [exp']));
11 assume(iW(p, [exp'])  $\geq$  max(cDY(p), cDS(p), cDL(p)));
12 assume(iW(p, [exp'])  $\geq$  cL(p));
13 assume(cW(p, x)  $\geq$  max(old-cW, cReg(exp), cReg(exp'), cR(p, x), ctrl(p)));
14 //Update
15  $\mu(x, cW(p, [exp'])) \leftarrow exp$ ;
16  $\nu(p, [exp']) \leftarrow exp$ ;
```

The expansion of this component is similar to the last, with the difference that we need to take into account `addr` dependencies. Accordingly, the check inserted at line 9 and in line 13 make sure that the `addr` part of `InitCnd` and `CommitCnd` are satisfied, respectively. Other than that, this expansion is similar to the previous one.

11.5 Assign Instructions

Algorithm 9: $\llbracket \$r \leftarrow exp \rrbracket_K^{p, \text{Assign}}$

```
1 //Guess
2 iReg($r)  $\leftarrow$  gen([1,  $\dots$ , K]);
3 cReg($r)  $\leftarrow$  gen([1,  $\dots$ , K]);
4 //Check
5 assume(iReg($r)  $\geq$  cnt);
6 assume(active(iReg($r)) = p);
7 assume(iReg($r)  $\geq$  iReg(exp));
8 assume(iReg($r)  $\geq$  max(cDY(p), cDS(p), cDL(p)));
9 assume(iReg($r)  $\geq$  cL(p));
10 assume(active(cReg($r)) = p);
11 assume(cReg($r)  $\geq$  iReg($r));
12 assume(cReg($r)  $\geq$  max(cReg(exp), ctrl(p)));
13 //Update
14  $\$r \leftarrow exp$ ;
```

The algorithm is largely same as section 10. The changes are the ones we applied to write instructions as well: the rules `AllDmbLds`, `AllDmbSts` and `AllSyncs` constitute line 8, and line 9 expresses `AllAcqs`.

11.6 Read Instructions

Algorithm 10: $\llbracket \$r \leftarrow x \rrbracket_K^{p, \text{Read}}$

```

1 //Guess
2  $\text{iR}(p, x) \leftarrow \text{gen}([1, \dots, K]);$ 
3  $\text{old-cR} \leftarrow \text{cR}(p, x);$ 
4  $\text{cR}(p, x) \leftarrow \text{gen}([1, \dots, K]);$ 
5  $\text{iReg}(\$r) \leftarrow \text{iR}(p, x);$ 
6  $\text{cReg}(\$r) \leftarrow \text{cR}(p, x);$ 
7 //Check
8  $\text{assume}(\text{iR}(p, x) \geq \text{cnt});$ 
9  $\text{assume}(\text{active}(\text{iR}(p, x)) = p);$ 
10  $\text{assume}(\text{iR}(p, x) \geq \text{iW}(p, x));$ 
11  $\text{assume}(\text{iR}(p, x) \geq \text{cDY}(p));$ 
12  $\text{assume}(\text{iR}(p, x) \geq \text{cDL}(p));$ 
13  $\text{assume}(\text{iR}(p, x) \geq \text{iL}(p));$ 
14  $\text{assume}(\text{cR}(p, x) \geq \text{iR}(p, x));$ 
15  $\text{assume}(\text{active}(\text{cR}(p, x)) = p);$ 
16  $\text{assume}(\text{cR}(p, x) \geq \max(\text{old-cR}, \text{cW}(p, x), \text{ctrl}(p)));$ 
17 //Update
18 if  $\text{iR}(p, x) < \text{cW}(p, x)$  then
19    $\$r \leftarrow \nu(p, x);$ 
20 else
21    $\$r \leftarrow \mu(x, \text{iR}(p, x));$ 
22 end
```

There are two changes here as compared to section 10: the rules `AllDmbLds` and `AllAcqInit` have been incorporated into the listing, in lines 11 and 12 respectively. Line 10 lists the `AllSyncs` predicate that appears in the `InitReadFrom...` rules.

Algorithm 11: $\llbracket \$r \leftarrow [exp] \rrbracket_K^{p, \text{Read}}$

```

1 //Guess
2  $\text{iR}(p, [exp]) \leftarrow \text{gen}([1, \dots, K]);$ 
3  $\text{old-cR} \leftarrow \text{cR}(p, [exp]);$ 
4  $\text{cR}(p, [exp]) \leftarrow \text{gen}([1, \dots, K]);$ 
5  $\text{iReg}(\$r) \leftarrow \text{iR}(p, [exp]);$ 
6  $\text{cReg}(\$r) \leftarrow \text{cR}(p, [exp]);$ 
7 //Check
8  $\text{assume}(\text{iR}(p, [exp]) \geq \text{cnt});$ 
9  $\text{assume}(\text{active}(\text{iR}(p, [exp])) = p);$ 
10  $\text{assume}(\text{iR}(p, [exp]) \geq \text{iW}(p, [exp]));$ 
11  $\text{assume}(\text{iR}(p, [exp]) \geq \text{iReg}(exp));$ 
12  $\text{assume}(\text{iR}(p, [exp]) \geq \text{cDY}(p));$ 
13  $\text{assume}(\text{iR}(p, [exp]) \geq \text{cDL}(p));$ 
14  $\text{assume}(\text{iR}(p, [exp]) \geq \text{iL}(p));$ 
15  $\text{assume}(\text{cR}(p, [exp]) \geq \text{iR}(p, [exp]));$ 
16  $\text{assume}(\text{active}(\text{cR}(p, [exp])) = p);$ 
17  $\text{assume}(\text{cR}(p, [exp]) \geq \max(\text{old-cR}, \text{cW}(p, [exp]), \text{cReg}(exp), \text{ctrl}(p)));$ 
18 //Update
19 if  $\text{iR}(p, x) < \text{cW}(p, [exp])$  then
20    $\$r \leftarrow \nu(p, [exp]);$ 
21 else
22    $\$r \leftarrow \mu(x, \text{iR}(p, [exp]));$ 
23 end
```

This algorithm is similar to the previous one. The one difference is the incorporation of data-order related predicates: line 11 ensures that the read is initialized no earlier than an address-supplying event is. Similarly the modification to line 17 expresses the part of `ComCnd` which needs the instruction to be committed no earlier than any instruction which supplies the address to it.

11.7 Load Acquire instructions

Algorithm 12: $\llbracket \$r \leftarrow [exp] \rrbracket_K^{p, \text{LAcq}}$

```

1 //Guess
2  $\text{iR}(p, [exp]) \leftarrow \text{gen}([1, \dots, K]);$ 
3  $\text{old-cR} \leftarrow \text{cR}(p, [exp]);$ 
4  $\text{cR}(p, [exp]) \leftarrow \text{gen}([1, \dots, K]);$ 
5  $\text{iReg}(\$r) \leftarrow \text{iR}(p, [exp]);$ 
6  $\text{cReg}(\$r) \leftarrow \text{cR}(p, [exp]);$ 
7  $\text{iL}(p, \$r) \leftarrow \text{iR}(p, [exp]);$ 
8  $\text{cL}(p, \$r) \leftarrow \text{cR}(p, [exp]);$ 
9 //Check
10  $\text{assume}(\text{iR}(p, [exp]) \geq \text{cnt});$ 
11  $\text{assume}(\text{active}(\text{iR}(p, [exp])) = p);$ 
12  $\text{assume}(\text{iR}(p, [exp]) \geq \text{iW}(p, [exp]));$ 
13  $\text{assume}(\text{iR}(p, [exp]) \geq \text{iReg}(exp));$ 
14  $\text{assume}(\text{iR}(p, [exp]) \geq \text{cDY}(p));$ 
15  $\text{assume}(\text{iR}(p, [exp]) \geq \text{cDL}(p));$ 
16  $\text{assume}(\text{iR}(p, [exp]) \geq \text{iL}(p));$ 
17  $\text{assume}(\text{iR}(p, [exp]) \geq \text{cS}(p));$ 
18  $\text{assume}(\text{cR}(p, [exp]) \geq \text{iR}(p, [exp]));$ 
19  $\text{assume}(\text{active}(\text{cR}(p, [exp])) = p);$ 
20  $\text{assume}(\text{cR}(p, [exp]) \geq \max(\text{old-cR}, \text{cW}(p, [exp]), \text{cReg}(exp), \text{ctrl}(p)));$ 
21 //Update
22 if  $\text{iR}(p, x) < \text{cW}(p, [exp])$  then
23    $\$r \leftarrow \nu(p, [exp]);$ 
24 else
25    $\$r \leftarrow \mu(x, \text{iR}(p, [exp]));$ 
26 end

```

This is similar to the listing for load instructions (which are in the above section of read instructions). The one difference is the `AllSRels` predicate during init which shows up on line 15.

11.8 Store Release Instructions

Algorithm 13: $\llbracket [exp'] \leftarrow exp \rrbracket_K^{p, \text{SRel}}$

```

1 //Guess
2  $\text{iW}(p, [exp']) \leftarrow \text{gen}([1, \dots, K]);$ 
3  $\text{old-cW} \leftarrow \text{cW}(p, [exp']);$ 
4  $\text{cW}(p, [exp']) \leftarrow \text{gen}([1, \dots, K]);$ 
5  $\text{iS}(p, [exp']) \leftarrow \text{iW}(p, [exp']);$ 
6  $\text{cS}(p, [exp']) \leftarrow \text{cW}(p, [exp']);$ 
7 //Check
8  $\text{assume}(\text{iW}(p, [exp']) \geq \text{cnt});$ 
9  $\text{assume}(\text{active}(\text{iW}(p, [exp'])) = p);$ 
10  $\text{assume}(\text{iW}(p, [exp']) \geq \text{iReg}(exp));$ 
11  $\text{assume}(\text{iW}(p, [exp']) \geq \text{iReg}(exp'));$ 
12  $\text{assume}(\text{iW}(p, [exp']) \geq \max(\text{cDY}(p), \text{cDS}(p), \text{cDL}(p)));$ 
13  $\text{assume}(\text{iW}(p, [exp']) \geq \max(\text{cS}(p), \text{cL}(p)));$ 
14 for  $x \in \mathcal{X}$  do
15    $\text{assume}(\text{iW}(p, [exp']) \geq \max(\text{cR}(p, x), \text{cW}(p, x)));$ 
16 end
17  $\text{assume}(\text{cW}(p, [exp']) \geq \text{iW}(p, [exp'));$ 
18  $\text{assume}(\text{cW}(p, x) \geq \max(\text{old-cW}, \text{cReg}(exp), \text{cReg}(exp'), \text{cR}(p, x), \text{ctrl}(p)));$ 
19 //Update
20  $\mu(x, \text{cW}(p, [exp'])) \leftarrow exp;$ 
21  $\nu(p, [exp']) \leftarrow exp;$ 

```

Store Release Instructions have one extra condition as compared to normal store conditions. It is the `AllMem` predicate which requires *all* po-preceding instructions that access memory to have been committed. Hence we can do away with `AllLAcqInit` which is subsumed in this. This predicate is expressed in lines 13 through 16: line 13 enforces this for `LAcqs` and `SRels`, while the loop enforces this for all non-release/acquire accesses to memory (which includes variables). Line 12 as

usual expresses the `AllSyncs`, `AllDmbLds` and `AllDmbSts` predicates.

11.8.1 Barrier Instructions

As mentioned before, we do not elaborate upon the expansion of `isb` as it is the same as that of `dmb.sy`; which is given below.

Algorithm 14: $\llbracket \text{dmb.sy} \rrbracket_K^{p, \text{DmbSy}}$

```

1 //Guess
2 old-cDY  $\leftarrow$  cDY( $p$ );
3 cDY( $p$ )  $\leftarrow$  gen[1,  $\dots$ ,  $K$ ];
4 //Check
5 assume(cDY( $p$ )  $\geq$  cnt);
6 assume(cDY( $p$ )  $\geq$  max(old-cDY, cDL( $p$ ), cDS( $p$ ), cL( $p$ ), cS( $p$ ), ctrl( $p$ )));
7 for  $x \in \mathcal{X}$  do
8   | assume(cDY( $p$ )  $\geq$  max(cW( $p, x$ ), cR( $p, x$ )));
9 end

```

We first guess the context in which the `dmb.sy` will be committed, and then run it through some sanity checks. The `AllBarriers` predicate is part of line 5. In the same line we also have part of the `AllMem` predicate, with the rest of it being in lines 6-8. Line 5 also ensures that all po-previous aci instructions have been committed.

Algorithm 15: $\llbracket \text{dmb.ld} \rrbracket_K^{p, \text{DmbLd}}$

```

1 //Guess
2 cDL( $p$ )  $\leftarrow$  gen[1,  $\dots$ ,  $K$ ];
3 //Check
4 assume(cDL( $p$ )  $\geq$  cnt);
5 assume(cDL( $p$ )  $\geq$  max(cDY( $p$ ), cL( $p$ ), ctrl( $p$ )));
6 for  $x \in \mathcal{X}$  do
7   | assume(cDL( $p$ )  $\geq$  cR( $p, x$ )));
8 end

```

Again, for a `dmb.ld` we first guess the committing context for it, in line 2. We then check that it does not commit earlier than the current context. Then, we run it through the `AllDmbSys` and `AllReads` predicates. The first is in line 4, and the second is split across line 4 and line 6. The `ctrl(p)` comes from the `ComCnd` predicate in `ComDmbLd`.

Algorithm 16: $\llbracket \text{dmb.st} \rrbracket_K^{p, \text{DmbSt}}$

```

1 //Guess
2 cDS( $p$ )  $\leftarrow$  gen[1,  $\dots$ ,  $K$ ];
3 //Check
4 assume(cDS( $p$ )  $\geq$  cnt);
5 assume(cDS( $p$ )  $\geq$  max(cDY( $p$ ), cS( $p$ ), ctrl( $p$ )));
6 for  $x \in \mathcal{X}$  do
7   | assume(cDS( $p$ )  $\geq$  max(cW( $p, x$ )));
8 end

```

We first guess the committing context of the `dmb.st` and run it through some sanity checks: one that it does not commit earlier than the current context. `AllDmbSys` and `ComCnd` make their appearance on line 4. The predicate `AllWrites` is spread across line 4 and line 6.

11.9 Verifying process

Algorithm 17: $\langle \text{verProc} \rangle_K$.

```

1 for  $p \in \mathcal{P} \wedge x \in \mathcal{X} \wedge k \in [1, \dots, K-1]$  do
2   | assume( $\mu(p, x, k) = \mu^{init}(p, x, k+1)$ );
3 end
4 if  $l$  is reachable then
5   | error;
6 end

```

The verifying process is the same as in section 10: it simply ensures that each context leaves the global state in a consistent state for the next one.