Design of Clocked Synchronous Sequential Circuits

Design of a sequential circuit starts with the verbal description of the problem (requirements, scenario).

Design process is similar to computer programming.

First, the problem in the physical (real) world should be described and appropriately modeled.

Then the circuit should be designed to solve the problem.

Design of a sequential circuit has the following steps:

- 1. Verbal description of the problem (functional requirements of the circuit). Timing diagrams can be used to avoid uncertainties.
- 2. The design model (Mealy or Moore) of the circuit is determined.
- 3. The states of the FSM are determined.

State transitions according to the inputs and current states are determined.

State transition and output tables are formed. State transition diagrams can be used if they will make the design easier.

State reduction is performed (if applicable). The purpose is to build a correctly functioning machine with the least possible number of states.

This step is similar to computer programming; that is why an intuitional approach is required.

http://www.faculty.itu.edu.tr/buzluca

Translated by Dr. Mustafa KAMAŞAK

© 2011 Dr. Feza BUZLUCA

8 1

Digital Circuits

Steps of sequential circuit design (cont'd)

4. Coding States: Binary codes are assigned to the states. If there are $\bf n$ states, the number of variables (number of flip-flops) $\bf m$ is computed as follows:

$$m = \lceil \log_2 n \rceil$$


Here $\lceil x \rceil$ denotes ceiling function. For example $\lceil 4.1 \rceil = 5$ and $\lceil 4.0 \rceil = 4$ State transition and output table is formed using state variables.

- 5. Type of flip-flop is determined.
- 6. Using the flip-flop transition tables, inputs of the flip-flops are determined. Function (F) that drives flip-flops is obtained.
- 7. From the output table, output function (G) is obtained.
- 8. Combinational circuits of the functions (F and G) are designed and implemented with the minimum cost.

Synchronous Circuit Design Example:

A sequential circuit with a single input (X) and single output (Z) will be designed. After two sequential (consecutive) "0"s at the input, the output should be "1" as long as the input is "0".

Timing diagram can be used to better understand the problem.



Since the output is affected by the input directly (without the active edge of the clock signal), the design must be in the Mealy model.

http://www.faculty.itu.edu.tr/buzluca

Translated by Dr. Mustafa KAMAŞAK

© 2011 Dr. Feza BUZLUCA

8.3

Digital Circuits

1. Deriving the state transition diagram from the verbal description (timing diagrams). This step requires intuitional approach and experience.


This Machine can be designed with 3 states:

A: No zeros are arrived

B: First zero is arrived

C: Second zero is arrived

2. State, output table



Code



Current Next States. States

Outputs

State coding:

A: 00 (Alternative coding B: 01 is possible) C: 11 Gray

State variables: Q_1 , Q_0

State transition, output table: $Q_1^+Q_0^+,Z_0^-$ (in Karnaugh map format)

 Q_1Q_0 00 01.0 0.00 0.00 01 11,0 11 0.00 11.1 10 øø,ø øø,ø

Alternative state coding is possible. For example, A:00, B: 10, C:01.

In this case the internal structure of the circuit will be different. However, the functionality of the circuit will be the same.

http://www.faculty.itu.edu.tr/buzluca

Translated by Dr. Mustafa KAMAŞAK

© 2011 Dr. Feza BUZLUCA

Digital Circuits								
3. Transitions of state variodetermined:	ables are	Q ₁ +Q ₀	Q_1^+, Z	5to	ate tr	ransition 1	table	
Using the state transition t circuit, transitions of each s (flip-flop) are determined se	tate variable		00 01 11 10	01, 11, 11, øø	0 0	00,0 00,0 00,0 00,0		
	Q ₁ transitio	Q ₁ C	Q ₁ + X			Q_0	$(Q_0 \rightarrow$	
	$(Q_1 \rightarrow Q_1^+)$) Q	1Q ₀	00	00	Q_1Q_0	0	00
To simplify notation, symbolic names are	ymbol QQ+		01 11	01 11	00 10	01 11	11 11	10 10
assigned to transitions and tables are re-organized with the symbols.	α 01 β 10 1 11	Q ₁ (10 Q ₁ + X	Ø	Ø	$\frac{10}{Q_0Q_0^+}X$	Ø	Ø
,			$\frac{Q_1Q_0}{00}$	0	1 0	$\begin{array}{ c c }\hline Q_1Q_0\\\hline 00\\ \end{array}$	0	0
Transition of each state very for each input value and st		o)	01 11	α 1	0 β	01 11	1	ββ
determined. http://www.faculty.itu.edu.tr/buzluca		L	10	Ø	Ø	10	Ø	Ø
http://www.buzluca.info	Translated by Dr. Mustafa	KAMAŞA	K	© 201	1 Dr. F	eza BUZLUCA	١	8.5

4. Determining the input functions of the flip-flops:

D flip-flops will be used in this example.

In the previous (3.) step, transitions were determined for all flip-flops. In this step, the input values of the flip-flops for a required transition will be investigated.

The transition table of the flip-flop will be used for this purpose.


D flip-flop transition table:


yml	ool QQ+	ט
0	00	0
α	01	1
β	10	0
1	11	1
	0 α	α 01 β 10

This table shows the inputs of the D flip-flop for each transition.

Different types of flip-flops have different transition tables.

Transition table of D flip-flop is simple. The input value of the D flip-flop is equal to the next value of its state variable.





Example: Same circuit designed with JK flip-flops

The first three steps are the same.

4. Positive edge triggered JK flip-flops will be used.


JK flip-flop transition table:


S	ymb	ol QQ+	J	K
	0	00	0	Ø
	α	01	1	Ø
	β	10	Ø	1
	1	11	Ø	0

Using JK flip-flops instead of D flip-flops can produce simpler logical functions for the next state.

As the functions in this example are already simple, no further simplification is achieved.

The transitions of state variables were determined from the state transition table in step 3. Q_1 transitions $(Q_1 \rightarrow Q_1^+)$: Q_0 transitions $(Q_0 \rightarrow Q_0^+)$:





8.9


http://www.faculty.itu.edu.tr/buzluca

Translated by Dr. Mustafa KAMAŞAK

© 2011 Dr. Feza BUZLUCA

Digital Circuits

The required input values of the flip-flops are calculated using the transition tables.



 $\begin{array}{c|c} \textbf{Q}_0 \text{ transitions:} \\ Q_0Q_0^+ X & 0 & 1 \\ \hline 00 & \alpha & 0 \\ 01 & 1 & \beta \\ \end{array}$

1

Ø

β

11

10

11

1

ø 0

Transition table for JK flip-flop:

$J_1 \setminus X$			K_1			J_0		100	K_0			
$Q_1Q_0^{\wedge}$	0	1	Q_1Q_0	0	1	Q_1Q_0	0	1	Q_1Q_0	0	1	
00	Ŏ	0	00	ÌΔØ	Ø	00	1	0	00	` `	Ø	ĺ
01	(1)	0	01	Ø	Ø	01	Ø	Ø	01	0	1	ı
11	\ø/	Ø	11	0	1	11	Ø	Ø	11	0	1	ı
10	ø	Ø	10	Ø	Ø	10	Ø	Ø	10	Ø	Ø	

$$J_1 = X'Q_0 \qquad K_1 = X \qquad J_0 = X' \qquad K_0 = X$$

$$\{J_1 \ , \ K_1 \ , \ J_0 \ , \ K_0\} = F(X, \ Q_1, \ Q_0)$$

The function F that drives the inputs of the flip-flops is obtained.

http://www.faculty.itu.edu.tr/buzluca

Translated by Dr. Mustafa KAMAŞAK

© 2011 Dr. Feza BUZLUCA




5. The output function (G) is determined using output table.

$$\begin{bmatrix} Z & X & 0 & 1 \\ 00 & 0 & 0 \\ 01 & 0 & 0 \\ 11 & 1 & 0 \\ 10 & \emptyset & \emptyset \end{bmatrix}$$

$$Z = X'Q_1$$

6. Implementation and drawing of the designed circuit.



Digital Circuits

Transition tables for flip-flops:

Transition tables for different types of flip-flops are given below.

 ${\bf Transition\ table\ for\ SR\ flip-flop:} \quad {\bf Transition\ table\ for\ JK\ flip-flop:}$

y	mbol	QQ+	S	R
	0	00	0	Ø
	α	01	1	0
	β	10	0	1
	1	11	Ø	0

y	mbol	QQ+	J	K
	0	00	0	Ø
	α	01	1	Ø
	β	10	Ø	1
	1	11	Ø	0

Transition table for D flip-flop:

y	mbol	QQ+	D
	0	00	0
	α β	01	1
	β	10	0
	1	11	1

Transition table for T flip-flop:

)	/mb	ol QQ+	Т
	0	00	0
	α	01	1
	β	10	1
	1	11	0

Synchronous Circuit Design Example 2: Moore Model

Design using the Moore model has the same design stages that are already shown. Important points are:

- · outputs depend ONLY on the states,
- · because of this, each state corresponds to a single output.

Problem:

A synchronous sequential circuit with 2 inputs (X,Y) and a single output (Z) will be designed.

If the number of incoming 1s to the input is a multiple of 4, the output of the circuit is 1. Otherwise the output should be 0. If there is no incoming 1 (the number of 1s is zero), the output should be 1.

Solution:


The circuit should perform $modulo\ 4$ operation, and if the result of the operation is 0, the output should be 1. This FSM can be implemented with 4 states:

Modulo 0: S0 Output = 1
 Modulo 1: S1 Output = 0
 Modulo 2: S2 Output = 0
 Modulo 3: S3 Output = 0
 number of incoming 1s mod 4 = 1
 number of incoming 1s mod 4 = 2
 number of incoming 1s mod 4 = 2
 number of incoming 1s mod 4 = 3

http://www.faculty.itu.edu.tr/buzluca

Translated by Dr. Mustafa KAMAŞAK

© 2011 Dr. Feza BUZLUCA



Using Multiplexers for Synchronous Circuit Implementation

If a synchronous sequential circuit is designed using D flip-flops, simpler implementations are possible, if the inputs of the flip-flops are driven with multiplexers.

In this method,

- Input of each D flip-flop is driven by a separate multiplexer.
- The state variables (flip-flop outputs) are connected to the selection inputs of the multiplexers.

Therefore, each multiplexer selects its inputs according to the current state.


- The inputs of the multiplexer should have the necessary values that produces the next state of the machine.
- The inputs of the multiplexers are obtained from the rows of the state transition table.

The same circuit designed in the previous example will be redesigned using multiplexers.

http://www.faculty.itu.edu.tr/buzluca

Translated by Dr. Mustafa KAMAŞAK

© 2011 Dr. Feza BUZLUCA







License: https://creativecommons.org/licenses/by-nc-nd/4.0/

Counter Design

Counters that count at each active clock signal with a certain sequence can be designed as a synchronous sequential circuit.

Moore model is appropriate for counter design.

Each output value of the counter can be treated as a different state.

Outputs can be obtained directly from the state variables O=S.


It means that the design must be in Moore Model.

Example:

Design the counter shown below that has a single control input (X).

Counter should count at each rising edge of the clock signal in the natural order of 0-1-2-3. The counter should go back to 0 after 3.

When X=0 it should count up, if X=1 it should count down.



http://www.faculty.itu.edu.tr/buzluca

Translated by Dr. Mustafa KAMAŞAK

© 2011 Dr. Feza BUZLUCA

