
# *TEVFIK OZGU* 150180082

### **a-)** Draw the truth table for the Circuit a.

X	$A_4$	$B_4$	C	$o_p$	$R_4$	Overflow
0	0	0	0	0	0	0
0	0	0	1	0	Φ	1
0	0	1	0	1	1	0
0	0	<u> </u>	1	1	0	0
0	1	0	0	1	0	0
0	1	0	1	1	1	0
0	1	1	0	0	1	0
0	1	1	1	0	Ф	1
1	0	0	0	1	1	0
1	0	0	1	1	0	0
1	0	1	0	0	0	0
1	0	1	1	0	$\Phi$	1
1	1	0	0	0	1	0
1	1	0	1	0	$\Phi$	1
1	1	1	0	1	0	0
1	1	1	1	1	1	0


Write the simplest expression for the outputs Op, Sign, and Overflow.

#### Karnaugh Map Of $O_p$ :




Simplest Expression of  $O_p$  is  $\overline{X}A_4\overline{B}_4 + \overline{X}\overline{A}_4B_4 + \overline{X}\overline{A}_4B_4 + \overline{X}\overline{A}_4\overline{B}_4$ .

#### Karnaugh Map Of Sign:




Simplest Expression of Sign is  $X\overline{C}\overline{B_4} + \overline{X}\overline{C}B_4 + CA_4$ .

## Karnaugh Map Of Overflow:




Simplest Expression of Overflow is  $\overline{X}\overline{A_4}\overline{B_4}C + \overline{X}A_4B_4C + XA_4\overline{B_4}C + X\overline{A_4}B_4C$ .

Draw the circuit a using any type of logic gates. Fully label all input and outputs.



b) Design and draw the Circuit c using only half adders and minimum number of logic gates. Fully label all input and outputs.



c) Design and draw the Circuit d using any type of logic gates. Fully label all input and outputs.

