

# Writing Sensor Data to microSD on STM32F411

## A Guided Walkthrough of `cmsis_adxl_sdcard`

Project Notes

February 25, 2026



# Contents



## Chapter 1

# From Sensor Sample to SD Card Sector

This chapter walks through the `cmsis_adxl_sdcard` project as a systems programmer would: one peripheral at a time, with emphasis on transaction boundaries, failure behavior, and data format.

### 1.1 What This Project Does

The firmware performs three jobs in a loop:

1. Read acceleration data from an ADXL345 using **SPI1**.
2. Print each sample to the console using **USART2 TX**.
3. Append the same line to a RAM buffer and periodically write 512-byte sectors to a microSD card using **SPI2**.

### 1.2 Hardware Partitioning

A key design choice is bus separation:

- ADXL345 remains on SPI1 (PA4–PA7).
- microSD uses SPI2 (PB12–PB15).
- UART telemetry uses USART2 TX on PA2.

This prevents SD traffic from disturbing sensor transfers and lets serial monitoring continue while SD logging is active.

### 1.3 Important Constraint: Raw Sectors, Not FAT

This project writes raw blocks with `CMD24`. It does **not** implement FAT32 metadata (file allocation table, directory entries, file size updates). In practice, this means:

- The card is useful for low-level learning and hex-dump inspection.
- The written data is not immediately a normal mountable text file.
- You should use a dedicated test card and carefully choose logical block addresses (LBAs).

## 1.4 Main Control Flow

The top-level loop is intentionally simple: initialize peripherals, read ADXL samples, format a text line, send to UART, and append/flush to SD.

Listing 1.1: Main logging loop (condensed from src/main.c)

```

1 #define LOG_START_LBA 32768U
2 #define LOG_SECTOR_SIZE 512U
3
4 static uint8_t adxl_raw[6];
5 static uint8_t log_sector[LOG_SECTOR_SIZE];
6 static uint32_t log_sector_offset = 0U;
7 static uint32_t next_log_lba = LOG_START_LBA;
8 static bool sd_available = false;
9
10 int main(void) {
11     system_init();
12     led_init();
13     uart_init();
14
15     if (!adxl_init()) {
16         while (1) {
17             printf("ADXL345 init failed\\n");
18             systick_msec_delay(500);
19         }
20     }
21
22     sd_available = sdcard_spi_init();
23
24     uint32_t sample_index = 0U;
25     while (1) {
26         led_toggle();
27
28         if (!adxl_read(ADXL345_REG_DATA_START, adxl_raw)) {
29             printf("ADXL345 read timeout\\n");
30             systick_msec_delay(100);
31             continue;
32         }
33
34         int16_t ax = (int16_t)((uint16_t)adxl_raw[1] << 8) | adxl_raw[0];
35         int16_t ay = (int16_t)((uint16_t)adxl_raw[3] << 8) | adxl_raw[2];
36         int16_t az = (int16_t)((uint16_t)adxl_raw[5] << 8) | adxl_raw[4];
37
38         int32_t ax_mg = (int32_t)ax * 39 / 10;
39         int32_t ay_mg = (int32_t)ay * 39 / 10;
40         int32_t az_mg = (int32_t)az * 39 / 10;
41
42         char line[128];
43         int n = snprintf(line, sizeof(line),
44             "sample=%lu, ax=%ldmg, ay=%ldmg, az=%ldmg\\n",
45             (unsigned long)sample_index,
46             (long)ax_mg, (long)ay_mg, (long)az_mg);
47
48         if (n > 0) {

```

```

49     printf("%s", line); // live monitoring over UART
50     if (sd_available && !log_append_line(line)) {
51         printf("microSD append failed; disabling SD logging\\n");
52         sd_available = false;
53     }
54 }
55
56 if (sd_available && (sample_index % 16U == 15U) && (log_sector_offset > 0U
57 )) {
58     if (!log_flush_sector()) {
59         printf("microSD flush failed; disabling SD logging\\n");
60         sd_available = false;
61     }
62
63     sample_index++;
64     systick_msec_delay(100);
65 }
66 }
```

### Why the 16-sample periodic flush?

Without flushing, a partial sector stays in RAM until full. Periodic flushing gives earlier on-card visibility, which is useful during bring-up and debugging.

## 1.5 SPI2 Transport Layer for microSD

`src/spi2_sd.c` is the byte-transport layer. It owns GPIO muxing and SPI2 timing.

### Pin and mode setup

- PB13/PB14/PB15 configured AF5 for SCK/MISO/MOSI.
- PB12 configured as software-controlled chip-select.
- SPI mode 0 (CPOL=0, CPHA=0), 8-bit frames, master mode.
- Start at very low speed (BR=/256), then increase after card init.

Listing 1.2: SPI2 byte transfer with timeout guards

```

1 bool spi2_sd_transfer(uint8_t tx, uint8_t *rx) {
2     if (rx == 0) return false;
3
4     if (!spi2_wait_set(&SPI2->SR, SPI_SR_TXE)) return false;
5     *(_IO uint8_t *)&SPI2->DR = tx;
6
7     if (!spi2_wait_set(&SPI2->SR, SPI_SR_RXNE)) return false;
8     *rx = *(_IO uint8_t *)&SPI2->DR;
9
10    if (!spi2_wait_set(&SPI2->SR, SPI_SR_TXE)) return false;
11    if (!spi2_wait_clear(&SPI2->SR, SPI_SR_BSY)) return false;
```

```

12     return true;
13 }
14 }
```

The final TXE/BSY checks are important: they keep chip-select transitions aligned with real wire activity.

## 1.6 SD Card SPI Protocol Layer

`src/sdcard_spi.c` builds SD commands on top of `spi2_sd_transfer()`.

### Initialization sequence

Initialization follows the standard SPI-mode progression for SD v2 cards:

1. Send idle clocks with CS high.
2. Assert CS, issue `CMD0` to enter idle state.
3. Issue `CMD8` and validate echo pattern `0x1AA`.
4. Loop `CMD55 + ACMD41(HCS)` until R1 becomes `0x00`.
5. Issue `CMD58` and inspect OCR for high-capacity support.
6. If not high capacity, issue `CMD16` for 512-byte blocks.
7. Deassert CS, send one extra idle byte, then raise SPI clock.

Listing 1.3: Representative command framing in SPI mode

```

1 static bool sd_send_cmd(uint8_t cmd, uint32_t arg, uint8_t crc, uint8_t *r1) {
2     uint8_t pkt[6];
3     pkt[0] = (uint8_t)(0x40U | cmd);
4     pkt[1] = (uint8_t)(arg >> 24);
5     pkt[2] = (uint8_t)(arg >> 16);
6     pkt[3] = (uint8_t)(arg >> 8);
7     pkt[4] = (uint8_t)(arg >> 0);
8     pkt[5] = crc;
9
10    // one idle byte before command
11    uint8_t rx = 0U;
12    if (!spi_txrx(0xFFU, &rx)) return false;
13
14    for (uint32_t i = 0; i < 6U; i++) {
15        if (!spi_txrx(pkt[i], &rx)) return false;
16    }
17
18    return sd_wait_r1(r1, 16U);
19 }
```

### Single-block write path (CMD24)

For each 512-byte payload:

1. Convert LBA to byte address only on SDSC cards.
2. Send CMD24 and require R1=0.
3. Send start token 0xFE.
4. Send 512 data bytes.
5. Send two dummy CRC bytes.
6. Verify data response token accepted.
7. Poll busy state until card releases MISO (returns 0xFF).

This maps cleanly to how SD cards internally program NAND pages while host-side SPI clocks continue.

## 1.7 Log Buffering Strategy

A RAM sector buffer collects variable-length text lines and writes full blocks.

Listing 1.4: Append and flush behavior

```

1 static bool log_append_line(const char *line) {
2     size_t len = strlen(line);
3     size_t i = 0U;
4
5     while (i < len) {
6         if (log_sector_offset >= LOG_SECTOR_SIZE) {
7             if (!log_flush_sector()) return false;
8         }
9
10        uint32_t remaining = LOG_SECTOR_SIZE - log_sector_offset;
11        size_t chunk = len - i;
12        if (chunk > remaining) chunk = remaining;
13
14        memcpy(&log_sector[log_sector_offset], &line[i], chunk);
15        log_sector_offset += (uint32_t)chunk;
16        i += chunk;
17    }
18
19    return true;
20 }
```

The design keeps write calls aligned to SD native block size, avoiding partial-block protocol complexity.

## 1.8 ADXL345 Read Path on SPI1

The ADXL driver performs register-level operations and multi-byte reads:

- Set read bit and multibyte bit in command address.
- Assert CS, transmit address, then read 6 bytes (X/Y/Z LSB/MSB pairs).
- Deassert CS.

Listing 1.5: ADXL345 burst read of XYZ registers

```

1 bool adxl_read(uint8_t address, uint8_t *rxdata) {
2     if (rxdata == 0U) return false;
3
4     address |= ADXL345_READ_OPERATION;
5     address |= ADXL345_MULTI_BYTE_ENABLE;
6
7     cs_enable();
8     if (!spi1_transmit(&address, 1)) {
9         cs_disable();
10        return false;
11    }
12    if (!spi1_receive(rxdata, 6)) {
13        cs_disable();
14        return false;
15    }
16    cs_disable();
17    return true;
18 }
```

## 1.9 USART Output for Live Monitoring

The project redirects `printf` through `_write()` into USART2 TX. Every sample is printed even if SD logging later fails. This is a deliberate diagnostics choice: telemetry survives partial storage failures.

## 1.10 Failure Handling Philosophy

The code uses conservative fail-safe behavior:

- If ADXL init fails, firmware stays in a visible error loop.
- If SD init fails, firmware continues with UART only.
- If SD append/flush fails later, SD logging is disabled, UART continues.
- SPI/UART low-level waits include timeout guards to avoid deadlock.

## 1.11 What You Learn from This Project

This project is a strong first step for STM32 storage work because it isolates core concerns:

- Distinct SPI buses for distinct devices.
- Deterministic command framing and chip-select control.
- Sector-oriented buffering.
- Robustness with timeout and graceful degradation.

## 1.12 Natural Next Step: FAT-Aware Logging

Once this raw-sector flow is clear, the next step is filesystem-aware writing (FatFs), where file creation, append semantics, and directory updates are handled for you.



# Appendix: Build This Chapter PDF

From the repository root:

```
1 cd docs  
2 pdflatex cmsis_adxl_sdcard_chapter.tex  
3 pdflatex cmsis_adxl_sdcard_chapter.tex
```

Two passes are typical so the table of contents resolves page numbers.