

- * Microprocessor - Its a controlling unit of micro-computer capable of performing Arithmetic & logical operations, fabricated on a small chip. It consists of an ALU, Register Array and control unit.
- * ALU → Performs Arithmetic & logical operation on the data received from the memory or on the input device.
- * CU → Controls the flow of data & instructions within the computer.
- * Register array → It is used to execute the program
 - * Registers are made of flip-flops

* WORKING OF μP
 (1) fetch instructions (2) decode (3) execute

Size of Memory

(1) 16 bit Address bus & 8 bit data bus in 8085 μP

Formula: $2^A \times D$
 A = address bus size
 D = data bus size

2^{10} = Kilo
 2^{20} = Mega
 2^{30} = Giga
 2^{40} = Tera

Architecture

* features of μP :- (1) Cost effective
(2) Reliability (3) Versatile (4) Low power consumption

* features of 8085 μP


- (1) 40 pin IC
- (2) 16 bit Address bus
- (3) 8 bit data bus
- (4) NMOS technology
- (5) frequency - (3 MHz - 5 MHz)
- (6) Hexadecimal number system

Architecture

↙ ↘

External Architecture Internal Architecture

- 8085 μP (40 pin)
- Data bus (AD_0 to AD_7)
- Address bus (AD_0 to AD_{15})
- Control & status signal (\overline{RD} , \overline{WR} , ALE , S_0 , S_1 , I_0/\overline{M})
- Power supply & frequency signal (V_{CC} , Clock, Ground, X_1 , X_2)
- Externally initiated signal



Used to establish connections of sync b/w slow peripheral devices & itself.

- * Data bus :- (AD0 - AD7) Carries least significant 8 bit
- * Address bus :- (AD8 - AD15) Carries most significant 8 bit (2b)
- * Status signal :- Used to identify the nature of signal
- * Read (RD) :- Read operation (fetch)
- * Write (WR) :- Write "
- * I/O/M :- if 1 → I/O
0 → Memory
- * S0, S1 :- Tells the status of current operation.

* Externally Initiated Signals

- (1) TRAP :- Hardware Interrupts (RST 7.5, 6.5, 5.5)
- (2) INTR :- Interrupt req.
- (3) INTA :- Interrupt Acknowledgement
- (4) HOLD :- External peripheral devices sends a HOLD req to μP , to leave the data
- (5) HLDA \leftarrow :- μP to external devices/connections.

* Clock :- Used for synchronisation

* Reset In :- It is used to reset Accumulator & ALU

* Reset Out :- used to reset other external peripheral devices

* Ready :- Used to establish a conn b/w slow peripheral device

* SID & SOD :- Serial I/O ports

* SOD &

Interrupts

* Maskable

* Non-Maskable

* Vectored

* Non-vectored

* Based on trigger

* Based on Priority.

Interrupts	Based on Priority	Based on Masking	Based on Vector add
TRAP (RST 7.5)	High	Maskable	0029H
RST 7.5	↓	Non-Maskable	003CH
6.5		"	003AH
5.5		"	002CH
INTR	Low	"	Non-vectored

* Calculation of vector address

RST 7.5

$$= 7.5 \times 8$$

$$= 60.0$$

then convert 60 to hexadecimal

16	60	3
	12	

$\Rightarrow 3C$

Vector add of RST 7.5 = 003CH

Similarly, Vector add of RST 6.5 = 0034H

Interrupts

based on trigger

TRAP

RST 7.5

6.5

5.5

INTR

Level & edge


Edge

Level

~~edge~~ "

"

level







Fig 1.1 Hardware Architecture of 8085

Date ___/___/___

* Flag Registers :- used to store control status
→ It is of 8 bit



(1) Sign flag (S) :- If M.S.B is zero, result = +ve
" " " 1, " = -ve

(2) Zero flag (Z) :- sets to 1, if result is stored in Accumulator set to 0

(3) Auxiliary carry (AC) :- If carry is generated from any bit its transferred from D₄ to D₃, the Aux carry = 1 otherwise 0.

(4) Parity flag (P) :- If no. of 1's = even then flag = 1
else
flag = 0

(5) Carry flag (CY) :- If carry is generated in D₇ then carry flag = 1
else 0

Interrupts

Page No.

Date

Internal Architecture

① Instructions :- Commands to the microprocessor to perform task on specific data.

② Opcode :- Task which is to be performed.


③ Operand :- Data which is to be operated upon.

④ Instruction Word Size :- No. of byte taken by the instruction to execute the operation.

⑤ Machine Cycle :- It is the time taken by the μp to execute an instruction.

- Fetch Machine Cycle.
- Memory Read Machine Cycle
- Memory write Machine Cycle
- I/O machine cycle
- Bus Idle Machine cycle.

* 1 Machine cycle consist of a 3T to 6T



③ Fetch Machine Cycle :- Consist of 4T state

④ Memory Read M/c :- Consist 3T state

⑤ Memory Write M/c :- Consist 3T state

⑥ I/O Read M/c :- Consist 3T state

⑦ Bus Idle M/c :- Only used for DAD instruction
:- 3T state \leftarrow double Add

Special Instruction (consists 6T state)

C :- Call & Return

R :- Restart

I :- INX & DNX

S :- SPML & PCML

P :- PUSH

* Total time to execute Instruction

$$\text{Total time} = n \times t_{\text{clk}}$$

$$t_{\text{clk}} = \frac{1}{f}$$

Ques

The clk freq of 8085 μP is 5 MHz. If the time required to execute an instruction is 1.4 μ Sec then no. of T state needed for executing the instruction is

- a) 1
- b) 6
- ☒ c) 7
- d) 8

$$f = 5 \text{ MHz}$$

$$T = 1.4 \mu \text{Sec}$$

$$1.4 \times 10^{-6} \text{ s}$$

Q) Addressing Mode

The method by which the address of source of data or address of destination of result are given in instructions are called addressing.

\Rightarrow Register Addressing: Data is stored in registers & name of a register are given in instruction as operand.

MOV AB

Immediate
 \Rightarrow Direct Addressing:
• No register is required
• Directly data given in the instruction as operand.

Ex: MVI A, 24H

⇒ Direct Addressing mode :- Address of data directly given in instruction as operand

Ex :- ~~LDA 2~~ LDA A 2000

(Load into accumulator)

⇒ Indirect Addressing Mode :- Address of data is stored in register pair, and name of a register given in instruction as operand.

Ex :- MOV B, M

Now will always point in HL pair of call
move to B

H = 90

L = 20

D = ?

9020



⇒ Implicit Add Mode :- No operand is required

Ex :- NOP

HLT

MOV D, M x 3 2 bytes

M/C → 3 (L + R + W)

(4T) (3T) (3T)

Instruction		Instruction word size
Register	Register Pair	1 Byte
No operand		
8 bit data	8 bit address	2 Byte
16 bit data	16 bit address	3 Byte

① 8 Bit data transfer Instructions.

① MOV R₀, R_S (Inst / M/c / T-state)
→ WS → 1 byte
→ Operation →
→ Addressing Mode → Register addressing
~~T → M/c~~ → ~~4T~~ T state → 4T

② MVI R, 8 bit data { data is directly transferred }
• WS → 2 byte
• Operation →
• Addressing Mode → Immediate
• T state → 4T ~~4T~~ (F + R)

③ MVI B, 28H

- WS → 2 byte
- op →
- Add mode → Immediate
- T state → 4T + 3T (F + R)

④ In 8 bit port address

~~WS~~
~~Operation: Content of Accumulator will display~~
~~Add mode~~

WS
Operation: When this is executed the content of input code whose add is given in instruction as operand will be

Stored in accumulator.

Add mode :- Direct.

T-state :- $4T + 3T + 3T$ ($F + R + R$)

④ Out, 8 bit Port address

WS - 2 byte

OP -

Add mode - direct

T-state - $4T + 3T + 3T$ ($F + R + R$)

⑤ HLT

WS - 1 byte

TM/c - 1 (4T) fetch

⑥ NOR

WS - 1

MC \rightarrow 1 (4T) fetch

- ① AIM:- To exchange the contents of 2050 (addr) & store the result. (Swapping)
 *(Iske aage ka abhi se nahi lena)

② Program

LHLD 2050 [Load HL Pair Load]

MOV A H
 MOV H L
 MOV L A

SHLD 3050

HLT

Instructions	M/C	T-state	addr mode
MOV B, C	1	4T	Register
MVI D, 20H	2	7T (R+R)	Immediate
MVI M, 40H	3	10T (R+R)	Indirect
NOP	1	4T	
IN 20H	3	10T (R+R)	Direct
OUT 20H	3	10T (R+R+L)	Direct

* Write an instruction to display the content of register H at output 00H

MOV A, H
~~SUB A~~
OUT 00H

Ques

A = 97H B = A9H

~~ADD A, B~~ AND A, B

Carry = 1
Sign

AND A, B
81 H

Sign = 1

Z = 0

AC = 0

PF = 1

C = 0

10010111
10101001
<u>11111111</u>
10000001
81 H