


Logic Design

Books :-


→ Morris Mano

Logic = Validity of Thoughts




Q. Implement EX-OR gate by using NAND gate.

Ans -



$$Y = \overline{ab} + b\bar{a}$$

$$= (\overline{a} \cdot \overline{b}) + (\overline{b} \cdot a)$$




Q. $Y = (a+b)(\overline{a}+\overline{b})$

Ans - $Y = (a+b)(\overline{a} \cdot \overline{b})$

$$= [a \cdot (\overline{a} \cdot \overline{b}) + b \cdot (\overline{a} \cdot \overline{b})]$$


$$= a \cdot (\overline{a} \cdot \overline{b}) \cdot b \cdot (\overline{a} \cdot \overline{b})$$



Q. Implement NOT gate by using EX-OR gate only.


Ans - $Y = a\bar{b} + b\bar{a} \Rightarrow \bar{a}$

$$\begin{aligned} & \text{if } b=1 \\ & \Rightarrow a \cdot 1 + 1 \cdot \bar{a} \\ & \Rightarrow \bar{a} \end{aligned}$$




* NAND \leftrightarrow NOR

* X-OR \leftrightarrow X-NOR



Ans - In EX-NOR, QP is 1 when both IP's are same. So,
 $Y=1$.




Q. Implement $y = a + bc$ by using minimum number of NOR gates.

Ans -

$$\begin{aligned}
 y &= a + bc \\
 \overline{\overline{y}} &= \overline{\overline{a + bc}} \\
 &= \overline{\overline{a} \cdot \overline{bc}} \\
 &= \overline{\overline{a}} \cdot (\overline{b} + \overline{c}) \\
 &= \overline{\overline{a}b} + \overline{\overline{a}\overline{c}} \\
 &= (\overline{\overline{a}+b}) + (\overline{\overline{a}+c})
 \end{aligned}$$

Or

$$\begin{aligned}
 y &= a + bc \\
 &= (a+b)(a+c) \\
 \overline{\overline{y}} &= \overline{y} = \overline{(a+b)} + \overline{(a+c)}
 \end{aligned}$$



Logic Gates

Logic gates are the basic building blocks of any digital circuit. It is of 3 types :-

1. Basic Gates - AND, OR, NOT are called basic gates because with the help of combination of these three gates, we can implement any boolean function or logical expression or digital circuit.

(i) AND Gate - When all I/Ps are high, O/P becomes high, otherwise low.




* Total combinations = 2^n ; n = No. of I/Ps

I/P	O/P		
	a	b	y
0	0	0	0
0	1	0	0
1	0	0	0
1	1	1	1

Q. Implement AND Gate by using switch.

Ans -



Duality Theorem

$$0 \leftrightarrow 1$$

$$+ \leftrightarrow .$$

While unchanging variable.

Types of Logic

It's of 2 types:-

1. Positive Logic

1. Positive logic - Higher of two voltage is logic 1 & lower of two voltage is logic 0.

Eg-

$$\begin{cases} +5 \text{ V} \\ 0 \end{cases}$$

logic 1

$$\begin{cases} +3.2 \text{ V} \\ -1.5 \text{ V} \end{cases}$$

logic 1

$$\begin{cases} -2.5 \text{ V} \\ -1.2 \text{ V} \end{cases}$$

logic 0

$$\begin{cases} -2.5 \text{ V} \\ -1.2 \text{ V} \end{cases}$$

logic 0

$$\begin{cases} -2.5 \text{ V} \\ -1.2 \text{ V} \end{cases}$$

logic 1

2. Negative logic - Lower of two voltage is logic 1 & higher of two voltage is logic 0.

Eg-

$$\begin{cases} +5 \text{ V} \\ 0 \end{cases}$$

logic 0

$$\begin{cases} +3.2 \text{ V} \\ -1.5 \text{ V} \end{cases}$$

logic 0

$$\begin{cases} -2.5 \text{ V} \\ -1.2 \text{ V} \end{cases}$$

logic 1

$$\begin{cases} -2.5 \text{ V} \\ -1.2 \text{ V} \end{cases}$$

logic 1

$$\begin{cases} -2.5 \text{ V} \\ -1.2 \text{ V} \end{cases}$$

logic 0

Determine -ve logic of AND gate.

Ans-

a	b	y
1	1	1
1	0	1
0	1	1
0	0	0

} OR gate ($a+b$)


* Negative logic or dual of AND gate is OR gate & vice-versa.

(ii) OR Gate - When all I/Ps are low, O/P is low, otherwise high.

(7432)

Q) Implement OR Gate by using switch.

Ans -




(iii) NOT Gate (Inverter) - It has only 1 I/P & 1 O/P.

Truth Table \rightarrow

a	y
0	1
1	0


Q) Implement NOT Gate by using switch.

Ans -




Q) Implement $y = \overline{ab} + cd$ by using switches.

Ans -



Q. Implement $Y = (A \oplus B) \cdot (C \oplus D) \cdot \bar{E}$

Ans -



2. Arithmetical Circuits - X-OR and EX-NOR Gate

(i) X-OR Gate - When there are odd number of 1's at input, O/P becomes high, otherwise low.

Eg - Staircase

Truth Table \rightarrow

if P O/P

a | b | y

0 | 0 | 0

0 | 1 | 1

1 | 0 | 1

1 | 1 | 0



SOP \rightarrow O/P = 1

$x \rightarrow 1, \bar{x} \rightarrow 0$


$$y = \bar{a}b + a\bar{b} \text{ (SOP)}$$

$$y = (a+b) \cdot (\bar{a}+b) \text{ (POS)}$$

Q.

Implement $y = \bar{a}b + ab$ by using switch.

Ans -



Q.

$$Y = \sum m(1, 2, 4, 7) \xrightarrow{\text{odd } 010, 100, 111} \rightarrow \text{odd no. of 1's}$$

Ans - $Y = A \oplus B \oplus C$

Q.

How inversion is achieved by using X-OR gate?
(Implement NOT gate by using X-OR gate).

Buffer - $\xrightarrow{a} y = a$

It controls current, & matches impedance.

a	y
0	0
1	1

Ans- $y = \bar{a}b + a\bar{b}$

If $b=1$

$$y = \bar{a}$$




* If $b=0$, then $y=a$ \rightarrow Buffer \rightarrow $y=a$

Q. Determine dual (re-logic) of X-OR gate.

Ans- $y = \bar{a}b + a\bar{b}$

$$= (a+b)(\bar{a}+b)$$

$$= ab + \bar{a}\bar{b} = X-NOR$$




Ans- $y = a \oplus a = 0$

Q. If there is cascading of 100 X-OR gates, if O/P is 1, what will be value of a in the following circuit?

Q. $y = a \oplus a \oplus a \dots n$

Ans- If $n = \text{even}$, $y=0$
 $n = \text{odd}$, $y=a$



Ans- $a=1$


Q. $y = a \oplus \bar{a}$

What will be O/P of gate no. 80 & gate no. 63?

Ans- $y=1$

Ans- $G_{80}=1, G_{63}=0$


Q. What will be O/P of following ckt?



Q. If $a \oplus b = c$, $b \oplus c = a$, $c \oplus a = b$, $a \oplus b \oplus c = ?$

Ans- 0

(iii) X-NOR Gate - It is the reverse process of X-OR Gate. When O/Ps become high, total no. of 1's at I/P are even, O/P is 1.



Truth Table →

a	b	y
0	0	1
0	1	0
1	0	0
1	1	1

Q. $y = a \odot a = 1$

EX-NOR gate \Rightarrow Inclusive OR gate

(Excluding)

Q. $y = a \odot a \odot a \dots n$

Ans - $y = 1$, if n is even

$y = 0$, if n is odd

$\rightarrow y = a \oplus a = 0$

$\rightarrow y = a \oplus 1 = a$ (buffer)

$\rightarrow y = a \odot 0 = \bar{a}$ (Inverter)

or Coincidence Det.

or Equivalent Detector

Uses → 1. Magnitude comparator

3. Universal Gates - NAND, NOR are universal gates, because we can implement any boolean function by using either NAND or NOR gate.

Implementation of any boolean funcⁿ by using NAND gate


1. $\frac{a}{\text{NOT}} \rightarrow \frac{a}{D}$

2. $\bar{A} = A \rightarrow \frac{A}{D} \cdot \frac{A}{D} \text{ or } \frac{A}{D} \cdot \frac{A}{D}$

3. Where '+' is available in any expression, by using DeMorgan's Theorem, convert it into '!'.

Q. $Y = AB + CD$

Ans - $Y = \overline{AB + CD}$
 $= \overline{(A \cdot B) \cdot (C \cdot D)}$




Q. Implement $Y = \overline{(A+B) \cdot \bar{D}}$ by using NAND gate.

Ans - $Y = \overline{A\bar{D} + B\bar{D}}$



$\Rightarrow Y = \overline{A\bar{D} \cdot B\bar{D}}$

$\Rightarrow Y = \overline{(A+B) \cdot \bar{D}}$

$= \overline{A \cdot B} \cdot \bar{D}$



Q. Implement $Y = A\bar{B}C$ by using 2-input NAND gate.




Q. Implement XOR gate by using NAND gate only.

Ans - $Y = \overline{A\bar{B} + \bar{A}B}$

$= \overline{A\bar{B} + \bar{A}B}$

$= (\overline{A\bar{B}}) \cdot (\overline{\bar{A}B})$



X-OR


NOT

= EXNOR

Q. Implement x -OR gate by using min^m no. of NAND gates.

Ans-

$$\begin{aligned}
 Y &= ab + \bar{a}b \\
 &= (a+b)(\bar{a}+\bar{b}) \\
 &= (a+b)(\bar{a}\bar{b}) \\
 &= \underline{\underline{a(\bar{a}\bar{b})}} + \underline{\underline{b(\bar{a}\bar{b})}} \\
 &= \underline{\underline{a(\bar{a}\bar{b})}} \cdot \underline{\underline{b(\bar{a}\bar{b})}}
 \end{aligned}$$



Q. Implement $Y = \bar{A} + ABC + AD'$ by using min^m no. of NAND gates.

Ans-

$$\begin{aligned}
 Y &= \bar{A} \cdot \bar{ABC} \cdot \bar{AD}' \\
 &= \bar{A} (1 + BC + D') \\
 &= \bar{A} \cdot 1 = \bar{A}
 \end{aligned}$$



Implementation of any Boolean expression by using NOR Gate

1. $\bar{A} = A$

2. $\bar{A} \Rightarrow \overline{\overline{A}} \Rightarrow \overline{\overline{A}} \Rightarrow \overline{\overline{\overline{A}}} = A$

3. Remove ' \cdot ' by ' $+$ ' by using DeMorgan's Theorem.
 $\overline{x \cdot y} = \overline{x} + \overline{y}$

Q. 1. $Y_1 = A\bar{B} + C\bar{D}$


2. $Y_2 = (\bar{A} + B) \cdot \bar{C}$

3. $Y_3 = \bar{A}\bar{B} + AB$ (X-NOR)

Implement following funcⁿs by using NOR gate.


Ans-1. $Y_1 = \underline{\underline{A\bar{B} + C\bar{D}}}$

$$\begin{aligned}
 &= (\bar{A} + B) + (\bar{C} + \bar{D})
 \end{aligned}$$





$$Q2. Y_2 = \overline{(A+B) \cdot C}$$

$$= \overline{(A+B)} + C$$



$$Q3. Y_3 = \overline{\overline{AB} + \overline{AB}}$$

$$= (A+B) + (\bar{A}+\bar{B})$$




$$\overline{A + (\overline{A} + B)} + \overline{B + (\overline{A} + B)}$$

$$\overline{A + (\overline{A}B)} + \overline{B + (\overline{A}B)}$$

$$(\overline{A} \cdot \overline{B})(\overline{A} + \overline{B}) = (A+B)(\overline{A} + \overline{B})$$

Q4. Implement X-NOR gate by using min^m no. of NOR gates.

Ans - By duality,
NAND \leftrightarrow NOR




Q5. Implement $A+BC$ by using min^m no. of NOR gates.

$$\text{Ans - } Y = \overline{A+BC}$$

$$= \overline{A} \cdot \overline{BC}$$

$$= \overline{A} \cdot (\overline{B} + \overline{C})$$


$$= A + (\overline{B} + \overline{C})$$



(Avoid individual complement).

$$= \overline{AB} + \overline{AC} \rightarrow$$

$$\text{or } A+BC = (A+B)(A+C)$$



(min^m)

$\rightarrow D_o \Rightarrow \overline{D_o}$

NAND $\xrightarrow{\text{dual}}$ NOR

+
Bubble in I/P



O/P.

Page No: 12

18 4 18

Alternate Symbols of Gates



1. AND Gate



$$\overline{a,b} = \overline{a+b}$$


Bubbled NOR Gate

2. OR Gate





Bubbled NAND Gate

3. NOT Gate





4. NAND Gate





Bubbled OR Gate

5. NOR Gate





Bubbled AND Gate

6. X-OR Gate



$$\begin{aligned}
 & \bar{a}\bar{b} + ab \\
 &= \bar{a}\bar{b} + \bar{a}b [a=\bar{a}] \\
 &= a\bar{b} + b\bar{a}
 \end{aligned}$$

7. X-NOR Gate



Boolean Algebra

In boolean algebra, there are constants, variables and operators and we write down any logical expression in terms of some laws & theorems.

Constant - Value doesn't change : 0 or 1

Variables - a to z (in uncomplemented form: a)

or A to Z (in complemented form: \bar{a})

Operator - Operation to be performed on variables & constants is called operator.

There are only 3 operators in boolean algebra: NOT, AND, OR.

(\circ) ($+$)

Boolean Laws & Theorems

(a) Operation on Constants

$$1. 1+0=1, 0 \cdot 1=0$$

$$2. 0+0=0, 1 \cdot 1=1$$

$$3. 1+1=1, 0 \cdot 0=0$$

$$4. \bar{1}=0, \bar{0}=1$$

(b) Operation on Constant & Variables

$$1. 0+a=a, 1 \cdot a=a \text{ (Unity Law)}$$

$$2. 1+a=1, 0 \cdot a=0 \text{ (Null Law)}$$


(c) Operation on Variables

$$1. a+a=a, a \cdot a=a \text{ (Idempotent Rule)}$$

$$2. a+a'=1, a \cdot a'=0 \text{ (Complementary Law)}$$

$$3. \bar{\bar{a}}=a \text{ (Involution Law)}$$

$$4. 0+ab=a \text{ (Absorption Law)}, a \cdot (a+b)=a$$



→ Commutative law: $a+b=b+a$, $a.b=b.a$
 All gates follow commutative law.

→ Associative law: $(a+b)+c=a+(b+c)$, $(a.b).c=a.b.c$

Q) Determine whether a) NAND gate b) NOR gate
 follow associative law or not.

Ans - NAND: $\overline{(a.b)}.c$ No $\Rightarrow \overline{\overline{a}.b}.c \quad \overline{a.b}.c$
 $\overline{a.b}.c \quad \overline{a}.\overline{b}+c$ $\overline{a}.\overline{b}+c \quad \overline{a}.\overline{b}+c$
 NOR: $a+\overline{(b+c)}$ $\overline{a}+\overline{b}+\overline{c}$ $\overline{a}+\overline{b}+\overline{c} \neq \overline{a}+\overline{b}+c$

→ Distributive law: $a.(b+c)=a.b+a.c$, $(a+b).c=a.c+b.c$

→ DeMorgan's Theorem: $\overline{x+y+z}=\overline{x}\cdot\overline{y}\cdot\overline{z}$
 Complement of sum = Product of complement of individual terms.

or NOR gate = Bubbled AND gate

$\overline{x.y.z} = \overline{\overline{x}} + \overline{\overline{y}} + \overline{\overline{z}}$
 Product's complement = Sum of individual complements
 or NAND gate = Bubbled OR gate

Q) Minimize the following expression by using Boolean laws & Theorems:-

1. $Y = (A+C)(AD+A\bar{D}) + AC + C$ By comp. theorem,
Ans - $Y = (A+C).A.1 + C(A+1)$ $[\because x+\overline{x}=1, 1+x=1]$
 $= (A+C).(A+C)$
 $= (A+C).$

2. $\overline{A}(A+B)+(B+A\bar{A})(A+\overline{B})$
Ans - $Y = \overline{A}B + (B+A)(A+\overline{B}) = \overline{A}B + AB + B\overline{B} + A\cdot A + A\bar{B}$
 $= B(\overline{A}+A) + A(1+\overline{B}) = B\cdot 1 + A = AB$

Consensus Theorem

$$ab + bc + c\bar{a} = ab + c\bar{a}$$

In this, there are 3 variables and each variable is available two times in any two product terms and one variable is in complemented form only once in a product term only, and answer is taken according to that complemented variable where it is available, either in complemented or in non-complemented form.

This theorem is also called Redundancy Theorem.

$$\Rightarrow ab + bc + c\bar{a} = ab + c\bar{a} \quad (\text{SOP})$$

$$\text{LHS} \quad ab + bc + c\bar{a} \neq$$

$$= ab + bc + c\bar{a} \quad (\cancel{b + c})$$

$$= ab + bc + c\bar{a} \quad \cancel{bc} + \cancel{\bar{b}\bar{c}} \neq$$

$$= ab + abc + \bar{a}bc + c\bar{a}$$

$$= ab(1+c) + \bar{a}c(1+b)$$


$$= ab + \bar{a}c = \underline{\text{RHS}}$$

$$\Rightarrow (a+b). (b+c). (c+\bar{a}) = (a+b). (c+\bar{a}) \quad (\text{POS})$$

$$\text{LHS} \quad (a+b). (b+c+0). (c+\bar{a})$$

$$= (a+b). (b+c+a\bar{a}). (c+\bar{a})$$


$$= \underbrace{(a+b)}_{\cancel{a+b}} \cdot \underbrace{(b+c+a)}_{\cancel{b+c+a}} \cdot \underbrace{(c+\bar{a})}_{\cancel{c+\bar{a}}} \cdot \underbrace{(c+\bar{a})}_{\cancel{c+\bar{a}}}$$



$$= (a+b+0.c). (c+\bar{a}+0.b)$$

$$= (a+b). (c+\bar{a}) = \underline{\text{RHS}}$$

Q. What will be the simplified expression for the following circuit?




Ans- $(\bar{a}+b) \cdot (\bar{a}+c) \cdot (\bar{b}+\bar{c})$
 $= (\bar{a}+b) \cdot (\bar{a}+c)$ (By Consensus Theorem)

Q. In any circuit, output is high¹⁰⁰ when there are at least one I/P high, otherwise low high. Implement that function by using NOR gate.

Soln-

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

 $\rightarrow \bar{A} \cdot \bar{B} = \overline{\bar{A} \cdot \bar{B}} = \overline{A+B}$


Q. If $A \oplus B = C$, what will be value of $B \oplus C$?

Ans- $B \oplus C = A$.

Q. $a \oplus b = c$


& $a \oplus b \oplus c = 0$

If $b \oplus c = a$, then only eqⁿ satisfies, i.e.,
 $a \oplus a = 0$

$\therefore b \oplus c = a$

Q. Implement $Y = A\bar{B}C$ by using NAND and NOR gate.
If cost of each gate is £10, what will be the cost
of this circuit by implementing.

Ans- $Y = A\bar{B}C = AC \cdot \bar{B} = \overline{AC + B}$



Cost = £20.

Number System

Base/ Radix of a Number System - Total no. of digits in a number system is called base/radix of that number system.

For eg, in Decimal no. system, base/radix = 10, because there are 10 digits from 0 to 9.

Similarly, in Hexadecimal no. system, base/radix = 16, because there are 16 digits from 0 to F.

- * Minimum value of digit is 0, and max^m value of digit in any no. system is $(b-1)$ or $(r-1)$.

$$\text{Positional Weight} = r^i \quad \begin{matrix} 2 & 1 & 0 & -1 & -2 & -3 & \dots & i \\ \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \dots & \downarrow \\ \Rightarrow xyz.abc \end{matrix}$$

Q. What is the positional weight of digit 8 & digit 2 in $(2783)_9$?

Ans- $\begin{matrix} 3 & 2 & 1 & 0 \\ \downarrow & \downarrow & \downarrow & \downarrow \\ (2783)_9 \end{matrix} \rightarrow i$

$$\begin{matrix} P.W \text{ of } 8 = 9^3 = 9 \\ " " 2 = 9^0 = 1 \end{matrix}$$

MSD (Most Significant Digit) - The digit which has highest positional weight.

LSD (Least Significant Digit) - The digit which has lowest positional weight.

Q. Determine MSD & LSD and positional weight of MSD & LSD in the following quesⁿ:-

1. $(235.76)_9$ $MSD = 2$ $LSD = 6$

$$P.W = 9^2$$

$$P.W = 9^{-2}$$

2. $(738A)_{16}$ $MSD = 7$ $LSD = 10$

$$P.W = 16^3$$

$$P.W = 16^{-1}$$

$$3. (11011.01)_2$$

$$MSD = 1$$

$$P.W = 2^4$$

$$LSD = 1$$

$$P.W = 2^{-2}$$

$$4. (235.127)_8$$

$$MSD = 2$$

$$P.W = 8^2$$

$$LSD = 7$$

$$P.W = 8^{-3}$$

Conversion from Base 10 to any Number System whose Base is r

$$\text{Integer No.} = \sum_{i=0}^{N-1} a_i r^i = a_0 + a_1 r^1 + a_2 r^2 + \dots \quad \text{--- (1)}$$

where, a_i = value of digit at position i

r = Radix / Base

r^i = Positional weight

Dividing eq. 1 by r,

$$\begin{array}{r}
 & \text{rem.} \\
 -r & \\
 a_1 + a_2 r & a_0 \\
 a_2 & a_1 \\
 0 & a_2
 \end{array}$$

Steps → 1. Divide decimal no. by r in which number system we want to convert.

2. Separate quotient and remainder & repeat above process until quotient is 0.

3. Final answer will be taken of remainders in reverse order.

Qs

Convert :-

$$(i) (325)_{10} \rightarrow (?)_8$$

$$(ii) (45)_{10} \rightarrow (?)_{16}$$

$$(iii) (67)_{10} \rightarrow (?)_2$$

Ans - i) $\begin{array}{r} 8 | 325 \\ 8 | 40 \quad 5 \\ 5 | 0 \end{array}$ $(325)_{10} = (505)_8$

ii) $\begin{array}{r} 16 | 45 \\ 16 | 8 \quad 13 \\ 16 | 13 \end{array}$ $(45)_{10} = (2D)_{16}$

iii) $\begin{array}{r} 2 | 67 \\ 2 | 33 \quad 1 \\ 2 | 16 \quad 1 \\ 2 | 8 \quad 0 \\ 2 | 4 \quad 0 \\ 2 | 2 \quad 0 \\ 1 \quad 0 \end{array}$ $(67)_{10} = (1000011)_2$

⑤ $\begin{array}{r} 64 \quad 32 \quad 16 \quad 8 \quad 4 \quad 2 \quad 1 \\ 1 \quad 0 \quad 0 \quad 0 \quad 0 \quad 1 \quad 1 \end{array}$

Fractional Part →

- Steps → 1. Multiply fractional part by r and separate integer & fractional part.
 2. Repeat above process until fractional part is 0, or any above step is repeated.
 3. Final answer is taken in forward direction of integer

Q1. $(0.625)_{10} \rightarrow ()_2$

$$0.625 \times 2 = \frac{1}{1.250}$$

$$0.25 \times 2 = \frac{0.50}{1.00}$$

$$0.50 \times 2 = \frac{1.00}{0.00}$$

$$(0.625)_{10} \rightarrow (0.101)_2$$

2. Convert $(125.315)_{10} \rightarrow (?)_8$

$$\begin{array}{r} 8 | 125 \\ 8 | 15 \quad 5 \\ \hline 1 \quad 7 \end{array}$$

$$0.315 \times 8 = 2.520$$

$$0.520 \times 8 = 4.160$$

$$0.160 \times 8 = 1.280$$

$$0.280 \times 8 = 2.24$$

$$0.240 \times 8 = 1.92$$

$$(125.315)_{10} \rightarrow (175.24121)_8$$

3. Convert $(79.125)_{10} \rightarrow (?)_{16}$

$$\begin{array}{r} 16 | 79 \\ 16 | 4 \quad 15 \\ \hline \end{array}$$

$$0.125 \times 16 = 2.000$$

$$(79.125)_{10} \rightarrow (4F.20)_{16}$$

Conversion from Base r to Base 10

$$\text{Decimal No.} = \sum_{i=-M}^{N+1} a_i r^i$$

where, a_i = value of digit at position i
 r^i = positional weight

Q Perform the following operations :-

$$1. (11011.101)_2 \rightarrow (?)_{10}$$

$$2. (AB.5)_{16} \rightarrow (?)_{10}$$

$$3. (1212.121)_3 \rightarrow (?)_{10}$$

$$4. (1241)_8 \rightarrow (?)_{10}$$

$$\text{Ans- } 1. 1 \times 2^0 + 1 \times 2^1 + 0 \times 2^2 + 1 \times 2^3 + 1 \times 2^4 + 1 \times 2^{-1} + 0 \times 2^{-2} + 1 \times 2^{-3}$$

$$= 1 + 2 + 8 + 16 + \frac{1}{2} + \frac{1}{8}$$

$$= 27 + \frac{4+1}{8} = 27 + \frac{5}{8} = (27.625)_{10}$$

$$2. 11 \times 16^0 + 10 \times 16^1 + 5 \times 16^{-1}$$

$$= 11 + 160 + \frac{5}{16} = 171 + 0.3125 = (171.3125)_{10}$$

$$3. 2 \times 3^0 + 1 \times 3^1 + 2 \times 3^2 + 1 \times 3^3 + 1 \times 3^{-1} + 2 \times 3^{-2} + 1 \times 3^{-3}$$

$$= 2 + 3 + 18 + 27 + \frac{1}{3} + \frac{2}{9} + \frac{1}{27}$$

$$= 50 + \frac{9+6+1}{27} = 50 + \frac{16}{27} = (50.592)_{10}$$

$$4. 1 \times 8^0 + 4 \times 8^1 + 2 \times 8^2 + 1 \times 8^3$$

$$= 1 + 32 + 128 + 512$$

$$= (673)_{10}$$

Conversion from Base x to Base y

$$()_x \rightarrow ()_{10} \rightarrow ()_y$$

$$* ()_{16} \xrightarrow{\text{8421 Code}} ()_2 \quad (\text{Make group of 4})$$

$$* ()_8 \xrightarrow{\text{421 Code}} ()_2 \quad (\text{Make group of 3})$$

Q. $(A5.7)_{16} \rightarrow ()_2$

Ans - $(\underline{10} \underline{11} \underline{0101} \underline{0111})_2$

Q Convert $(1011011.1001)_2 \rightarrow ()_{16} \rightarrow ()_8$

Ans - $\underbrace{0}_{5} \underbrace{1011}_{B} \underbrace{011}_{7} \cdot \underbrace{1001}_{1} = (5B.7)_{16}$

$$\underbrace{0}_{1} \underbrace{0101}_{2} \underbrace{11}_{3} \cdot \underbrace{1001}_{0} = (133.44)_8$$

Q In which base it is possible?

- (i) $\sqrt{41} = 5$
- (ii) $\frac{320}{12} = 13.1$
- (iii) $\frac{55}{5} = 11$

Ques-(i)

$$\sqrt{4b} = 5$$

$$\sqrt{1 \times b^{\circ} + 4 \times b^{\circ}} = 5 \times b^{\circ}$$

$$1 + 4b = 25$$

$$b = 6$$

$$(ii) 3 \times b^2 + 2 \times b^{\circ} + 0 \times b^{\circ} = 1 \times b^{\circ} + 3 \times b^{\circ} + 1 \times b^{-1}$$

$$\frac{3b^2 + 2b}{b+2} = \frac{b+3+1}{b} = \frac{b^2 + 3b + 1}{b}$$

$$(3b^2 + 2b)b = (b+2)(b^2 + 3b + 1)$$

$$3b^3 + 2b^2 = b^3 + 3b^2 + b + 2b^2 + 6b + 2$$

$$2b^3 - 3b^2 = 7b + 2$$

$$b(2b^2 - 3b - 7) = 2$$

Can't determine answer.

$$\begin{array}{r} b=2 \\ (2+4)2 \\ \hline 32 \end{array}$$

$$\begin{array}{r} 2b^2 - 3b - 7 \\ b = 3 \pm \sqrt{9+56} \\ \hline 4 \\ = 3 \pm \sqrt{65} \\ \hline 4 \\ b_1 = 24 - 7 \\ \hline 13 \\ \hline 2 \end{array}$$

$$(iii) 5 \times b^{\circ} + 5 \times b^{\circ} = 1 \times b^{\circ} + 1 \times b^{\circ}$$

$$5 \times b^{\circ}$$

$$\frac{5b+5}{5} = b+1$$

$$b+1 = b+1$$

$$b \geq 6$$

$$(iv) \frac{812}{20} = 13.1$$

$$3 \times b^2 + 1 \times b^{\circ} + 2 \times b^{\circ} = 1 \times b^{\circ} + 3 \times b^{\circ} + 1 \times b^{-1}$$

$$2 \times b^{\circ} + 0 \times b^{\circ}$$

$$\frac{3b^2 + b + 2}{2b} = \frac{b+3+1}{b} = \frac{b^2 + 3b + 1}{b}$$

$$3b^2 + b + 2 = 2b^2 + 6b + 2$$

$$b^2 - 5b - 2 = 0$$

$$b = 5 \pm \sqrt{25 - 8}$$

2

Q. How many 1's are possible in this :-

$$\frac{421}{5 + 9 \times 2^4 + 7 \times 2^{12} + 3 \times 2^{16}}$$

Ans- ~~$10111 + 1001 \times 2^4 + 111 \times 2^{12} + 011 \times 2^{16}$~~

$$5 + 9 \times 16 + 7 \times 16^3 + 3 \times 16^4 = (37095)_{16}$$

$\downarrow \downarrow \downarrow \downarrow$

2 3 0 2 2

$$(+0 \times 16^2) = 9 \text{ 1's.}$$

r's Complement of N

$$r's \text{ Comp. of } N = (r-1)'s \text{ Comp.} + 1$$

$$r \rightarrow 2, 8, 10, 16, \dots$$

(r-1)'s Complement

$$(r-1)'s \rightarrow 1, 7, 9, F \dots$$

→ Subtract every digit from $(r-1)$.

Eg - $r=2, \therefore$ sub. from 1.

Q. Determine 1's & 2's Complement of 1011.

Ans- 1's Comp. of 1011
($r=2$)

$$\begin{array}{r} 1111 \\ -1011 \\ \hline 0100 \end{array}$$

$$0100$$

2's Comp. of 1011

$$\begin{array}{r} 0100 \\ +1011 \\ \hline 01001 \end{array}$$

$$01001$$

Q. Determine 9's & 10's Complement of 725.

Ans- 9 9 9

$$-725$$

$$274 \rightarrow (9's \text{ C})$$

$$274$$

$$+1$$

$$275 \rightarrow (10's \text{ C})$$

Q. Determine 8's C of 100.

Ans- $\begin{array}{r} 777 \\ 888 \\ -100 \\ \hline 6787 \end{array}$

$$\begin{array}{r} 678 \\ +1 \\ \hline 88 \\ -88 \\ \hline 00 \end{array}$$

Arithmetical Operations in different base

$$\begin{array}{r}
 (85)_{10} \rightarrow (b) \\
 + (27)_{10} \\
 \hline
 12 \\
 -10(b) \\
 \hline
 62
 \end{array}$$

$$\begin{array}{r}
 (34)_5 \\
 + (03)_5 \\
 \hline
 7 \\
 -5 \\
 \hline
 42
 \end{array}$$

$$\begin{array}{r}
 D \quad 16+2=18 \\
 (E2)_{16} \\
 -(AB)_{16} \\
 \hline
 (37)_{16}
 \end{array}$$

$$\begin{array}{r}
 (AB)_8 \\
 + (34)_{16} \\
 \hline
 18 \\
 16 \\
 \hline
 14 \quad 2 = (E2)_{16}
 \end{array}$$

$$\begin{array}{r}
 (36.7)_8 \\
 + (15.5)_8 \\
 \hline
 12 \quad 12 \\
 -8 \quad -8 \\
 \hline
 5 \quad 4 = (54.4)_8
 \end{array}$$

$$\begin{array}{r}
 (8+4)_5 \\
 -(232)_5 \\
 \hline
 (32)_5
 \end{array}
 \quad
 \begin{array}{r}
 (23)_{10} \\
 \times (7)_{10} \\
 \hline
 16 \quad 21 \\
 -10 \quad -10 \\
 \hline
 1 \quad 1
 \end{array}$$

$$\begin{array}{r}
 (123)_5 \\
 \times (12)_5 \\
 \hline
 6 \\
 5 \quad 5 \\
 3 \quad 5 \\
 123 \times \\
 \hline
 195831
 \end{array}$$

$$\begin{array}{r}
 (35)_{16} \\
 \times (A)_{16} \\
 \hline
 1
 \end{array}$$

$$\begin{array}{r}
 50 \\
 16 \quad 1 \\
 34 \\
 -16 \quad 1 \\
 \hline
 18 \\
 -16 \quad 1 \\
 \hline
 2 \\
 17 \\
 -16 \quad 1 \\
 \hline
 11 \\
 2182
 \end{array}$$

(a-b) by using (r-1)'s (1's or 9's C)

- Steps → 1. Determine 1's or 9's C of b, & add it to a.
2. Case-I If $a > b$, in this case, carry is generated and add this carry to LSD of result obtained in STEP-1.

Case-II If $a < b$, in this case, carry is not generated. Again, take 1's or 9's C of result obtained from STEP-1, & put -ve sign.

Q Perform the following operations:-

- (a) $1011 - 0011$ using 1's C method.
(b) $0101 - 1101$ using 1's C method.
(c) $325 - 125$ using 9's C method.

Ans-(a) $1011 - 0011$

$$\begin{array}{r} 1011 \\ - 0011 \\ \hline 1100 \\ + 1011 \\ \hline 10111 \\ + 1 \\ \hline 1000 \end{array}$$

(b) $0101 - 1101$

$$\begin{array}{r} 0101 \\ - 1101 \\ \hline 0010 \\ + 0101 \\ \hline 0111 \xrightarrow{\text{1's C}} -1000 \end{array}$$

(c) $325 - 125$

$$\begin{array}{r} 325 \\ - 125 \\ \hline 999 \\ - 125 \\ \hline 874 \\ + 325 \\ \hline 199 \\ + 1 \\ \hline 200 \end{array}$$

Q) Perform the following operations by using 9's C method.

$$(a) 4125 - 115$$

$$\begin{array}{r} 9999 \\ -0115 \\ \hline \end{array}$$

$$\begin{array}{r} 9884 \\ +4125 \\ \hline \end{array}$$

$$\begin{array}{r} 1) 45009 \\ + \quad \quad \quad 1 \\ \hline 4010 \end{array}$$

(a-b) by using 1's Complement Method (2's C or 10's C)

- 1. Determine 1's C(2's or 10's C) of b, then add it to a
 2. Case-I If $a > b$, in this case, carry is generated,
 & remove or discard this carry.

Case-II If $a < b$, in this case, again take 2's or 10's C
 of result obtained in STEP-1 with -ve sign.

Q) Perform the following operations :-

$$(a) 1011 - 0011 by using 2's C$$

$$(b) 325 - 425 by using 10's C.$$

$$\text{Ans - (a)} \quad \begin{array}{r} 0011 \xrightarrow{2's C} 1101 \\ +1011 \\ \hline 1000 = 1000 \end{array}$$

$$\text{(b)} \quad \begin{array}{r} 999 \\ -425 \\ \hline 574 \\ +1 \\ \hline 575 \quad (10's C) \end{array}$$

$$\begin{array}{r} 575 \\ +325 \\ \hline 900 \end{array} \quad \begin{array}{r} 999 \\ -900 \\ \hline 099 \\ +1 \\ \hline -100 \end{array}$$

(3 marks) Advantages of 2's C over 1's C :-

1. In case of 1's C method, we again add carry to LSB, while during 2's C method, we discard this carry. So, only 1 Adder circuit is required. Hence, less hardware, so less cost & more speed.
- So, computer uses 2's C method instead of 1's C method.

Signed Number

There are 3 methods to represent any signed number:-

1. Sign Magnitude Method - In this method, MSB represents sign bit. If sign bit is 0, it represents no. is +ve, & if MSB is 1, it represents no. is -ve, and remaining bits represent magnitude of that signed no.

Eg - $+5 \rightarrow 0\underset{\text{MSB}}{\cancel{1}}01$
magnitude

$-5 \rightarrow 1101$

Q) Represent -33 by using Sign Mag. Method in 8-bits.

Ans. $\begin{array}{r} 2 \\ | \\ 33 \end{array}$

2	16	1
2	8	0
2	4	0
2	2	0
1	0	

$$33 \rightarrow 00100001$$

$$-33 \rightarrow 10100001$$

3 2 1 0 8 4 2 1
1 0 0 0 0 1

2. 1's C Method - +ve no. representation is same as in above method, & -ve no. is determined by finding 1's C of that +ve no.

Eg - $+5 \rightarrow 0101$

$-5 \rightarrow 1's C \text{ of } 0101 \rightarrow 1010$

$$\begin{aligned}
 28C \text{ or } 108C &\rightarrow 8 - 8 - N + 1 \\
 0101 &\rightarrow 2^4 - 2^0 - 0101 + 1 \\
 &= 16 - 0101 \\
 &= 100000 - 00101
 \end{aligned}$$

Page No:	28
3	8
	18

Q. Represent $+13$ & -13 by using 1's C method in 8-bit

Ans- $+13 \rightarrow 001101$

$-13 \rightarrow 110010$

Range of Numbers for N-Bit

The range is: $-(2^{n-1} - 1)$ to $+(2^{n-1} - 1)$

3. 2's C Method - In this method, again, +ve no. is represented same as in above two methods.
 -ve no. is represented by determining 2's C of that +ve no.

$-N \rightarrow$ 2's Comp. of $(+N)$.

Eg- $+5 \rightarrow 0101$

$-5 \rightarrow$ 2's C of $0101 \rightarrow 1011$

Q. Represent $+13$ & -13 in 2's C form.

Ans- $+13 \rightarrow 01101$

$-13 \rightarrow 10011$

Range of Number

The range is: $-(2^{n-1})$ to $+(2^{n-1} - 1)$

- Q. For $N=6$ bit, what will be range of number by using 2's C method?

Ans- Range = -2^5 to $+(2^5 - 1)$
 $= -32$ to $+31$

- * In 2's C method, 0 has the same representation for +ve & -ve.

$+0 \rightarrow 000$

$-0 \rightarrow \begin{array}{c} 111 \\ \hline 000 \end{array}$

$$\rightarrow N + 2^{\text{th}} \text{c of } N = 0$$

Page No.: 29

3 | 8 | 18

Arithmatical Operations by using 2's Complement Method

Q) Perform the following operations :-

(a) +15

+13

001111

+001101

011100

+ve
→
28

(b) +15

-13

001111

+110011

1000010

MSB

2

(c) -15

-13

110001

+110011

100100

28 → 011011

(-28) = -011100

(d)

-15

+13

110001

+001101

111110 → 28c

000001

+ 1

- 000010 = (-2)

SOP (Sum of Product)

It is the ORing of AND terms.

$$\text{Eg- } Y = AB + A\bar{B}C + A\bar{B}C$$

In this, in any product term, variable is missing in complemented or uncomplemented form.

Standard / Canonical SOP

In this SOP, all product terms contain all variables, either in complemented or uncomplemented form.

Conversion from SOP to C-SOP

If x variable is missing, multiply by $(x + \bar{x})$ in that product term. Then, use distributive & idempotent theorem.

* In this, $x = 1$ & $\bar{x} = 0$.

$$\text{Ex- } Y = AB + A\bar{B}C + ABC$$

$$\begin{aligned} \text{Ans- } Y &= AB(C + \bar{C}) + A\bar{B}C + ABC \\ &= ABC + A\bar{B}\bar{C} + A\bar{B}C + ABC \quad [\because x(y+z) = xy + xz] \\ &= ABC + A\bar{B}\bar{C} + A\bar{B}C \quad [\because x+x = x \text{ (Idempotent law)}] \end{aligned}$$

Minterm - It is the product term which contains all the variables.

$$Y = A\bar{B}C + A\bar{B}\bar{C} + ABC$$

$$Y = \sum m(5, 6, 7)$$

$$= \prod M(0, 1, 2, 3, 4)$$

→ C-SOP is Sum of Minterms.

In case of minterms, O/P is high in truth table.

POS (Product of Sum)

It is ANDing of OR terms.

$$\text{Ex- } Y = (\bar{A} + B) \cdot (A + B + C) \cdot (A + B)$$

Conversion from POS to C-POS

If x variable is missing in any OR term, add $(x \cdot \bar{x})$ in that OR term.

$$\text{Ex- } Y = (\bar{A} + B) \cdot (A + B + C) \cdot (B + C)$$

$$\text{Ans- } Y = (\bar{A} + B + C\bar{C}) \cdot (A + B + C) \cdot (A\bar{A} + B + C)$$

* minterm = MAXTERM
 * MAXTERM = minterm

Page No : 31		
9	8	18

$$\begin{aligned}
 Y &= (\bar{A}+B+C)(\bar{A}+B+\bar{C})(A+B+C)(A+B+\bar{C})(\bar{A}+B+\bar{C}) \\
 &= \prod M(0, 4, 5) \\
 &= \sum m(1, 2, 3, 6, 7)
 \end{aligned}$$

Massterm - It is the sum term which contains all the variables.

* If there are 'N' minterms & there are 'n' variables, then total massterms = $2^n - N$.

→ C-POS is Product of Massterms.

Q1. $m_{13} = ab\bar{c}\bar{d}$


2. $M_{21} = \bar{a}+b+\bar{c}+d+\bar{e}$

3. $M_{13} = \bar{a}+\bar{b}+c+\bar{d}$

16.8.4.21
 $\bar{A}+\bar{B}+\bar{C}+D+$

$$\begin{aligned}
 \Rightarrow m_0 & \quad Y = \sum m(1, 2) \\
 m_1 & \quad \overbrace{m_1 + m_2}^{\text{EX-OR}} \\
 m_2 & \\
 m_3 & \quad = \overline{m_1 \cdot m_2} \\
 & \quad = \overline{M_1 \cdot M_2} \\
 & \quad = \overline{M_0 \cdot M_3} \\
 & \quad = \prod M(0, 3)
 \end{aligned}$$

Binary to Gray Code Conversion



1110 → Gray Code

When no. of variables increase from 3, by using Boolean Algebra, it becomes complex

K-Map

When no. of variables increases from 3, by using Boolean algebra, it becomes complex.

To reduce complexity, we use K-Map and it is the graphical representation which is used to minimize any boolean function. It uses Gray Code or Unit Distance Code.

Adjacent Cells - From going one cell to next cell, if only one variable changes, these two cells are called adjacent cells.

Total cells = 2^n ; n = no. of variables.

We can do grouping of only adjacent cells in the form of 2.

For eg - 2^i

$i=1 \rightarrow$ Pair \Rightarrow Eliminates 1 variable.

$i=2 \rightarrow$ Quad \Rightarrow Eliminates 2 variables

$i=3 \rightarrow$ Octet \Rightarrow Eliminates 3 variables.

i.e., In $2^i \rightarrow i$ var. eliminates.

		A\B		00 01 11 10		BC		0 1	
		0	1	3	2	00	0	4	
		1	0	4	5	11	3	7	
						10	2	6	

Prime Implicant (PI)


It is the minterm or group of minterms.

Essential Prime Implicant (EPI)

It is the PI in which there is atleast 1 minterm which

is not involved in any other group.

$$Y = \sum m(1, 3, 6, 7)$$



$$EPI_1 \rightarrow PI_1$$


PI_2 is not EPI_1 (redundant group)
 $EPI_2 \rightarrow PI_3$

$$\therefore Y = EPI_1 + EPI_2$$

$$Y = \bar{A}C + AB$$

So, it is dependent on 2 variables & independent of 1 variable.


Minimize the following funcⁿ by using K-Map:-




$$Y = \sum m(1, 5, 6, 7, 11, 12, 13, 15)$$

$$Y = \bar{A}\bar{B}C + \bar{A}BC + ABC + ABC$$

$$Y = \bar{A}\bar{B}C + \bar{A}C\bar{D} + ABC\bar{D} + ACD + ABC$$




$$Y = BD̄ + ĀD + AC̄D$$




Qp Minimise the following f by using K-map :-


1. $Y = \pi M (4, 5, 7, 12, 13, 15)$



③ φ ⊗ X (Don't Care Condition)

2. $Y = \sum m (0, 2, 3, 8) + \sum d (10, 14)$





$$\begin{aligned} Y &= CD + \bar{B}C \\ \text{or} \\ Y &= AC + \bar{C}D \end{aligned} \quad \left. \begin{array}{l} \text{(Write both)} \end{array} \right\}$$

5 Variable K-Map.

$$\text{Total cells} = 2^5 = 32$$

A B C D E

0	0	0	0	0	0
1					
2					
3					
4	0	1	1	1	1
5	1	0	0	0	0
6					
7					
8	1	1	1	1	1
9					
10					
11					
12					
13					
14					
15					
16					
17					
18					
19					
20					
21					
22					
23					
24					
25					
26					
27					
28					
29					
30					
31					

$A \rightarrow 0 (\bar{A})$

$A \rightarrow 1 (A)$

		BC	00	01	11	10	BC	00	01	11	10
			00	01	11	10		00	01	11	10
00	0		0	1	3	2	00	16	17	19	18
01	4		4	5	7	6	01	20	21	23	22
11	12		12	13	*	*	11	28	29	*	*
10	8		8	9	11	10	10	24	25	27	26


$sq_1(\bar{A})$

$\xrightarrow{\text{adj}} sq_2(A)$


$sq_2(A)$

Q. Minimise the following func :-

$$1. Y = \sum m(5, 6, 7, 13, 15, 21, 22, 23, 29, 31)$$



$$Y = CE + \bar{B}CD.$$



$$Y = \bar{B}\bar{C} + \bar{A}\bar{B}D + A\bar{B}E$$

6 Variables K-Map

Total cells = $2^6 = 64$.

a b c d e f						$\bar{A}\bar{B}$				$\bar{A}B$			
cd \ ef		00	01	11	10	cd \ ef		00	01	11	10		
0	1	3	2			11	12	13	14	15	16	17	18
1	4	5	7	6		20	21	23	22				
2	12	13	15	14		28	29	31	30				
3	8	9	11	10		24	25	27	26				
4	12	13	15	14		32	33	35	34				
5	52	53	55	54		38	39	41	40				
6	60	61	63	62		44	45	47	46				
7	56	57	59	58		40	41	43	42				

$$Y = \bar{B}d + \bar{C}d$$

Hamming Code.

If total no. of bits at message signals = m , & total bits received at receiver = n , total parity bits = $n-m$.

$$\begin{cases} n = m+p \\ p = n-m \end{cases}$$

Parity bits are added with message signal (m) & transmitted to receiver & at receiver, we check even parity or odd parity in total ' n ' bits

Even Parity - If total no. of 1's is even, it's called even parity.

Odd Parity - If total no. of 1's is odd, it's called odd parity.

Codes

A code is a binary representation of decimal numbers.

- Types of Codes → 1. Weighted Codes
 2. Non-Weighted Codes
 3. Error detecting Codes
 4. Error detecting & correcting codes

Properties: - Self-complementing Codes

- Reflective codes or Cyclic Codes

(Add 3 in every 3rd digit)

BCD (Binary Coded Decimal)

8 4 2 1	2 4 2 1	6 4 2 -3	Excess 3	8 4 2 1	Parity
0 0 0 0	0 0 0 0	0 0 0 0	0 0 1 1	0 0 0 0 0	Even
1 0 0 0 1	0 0 0 1	0 1 0 1	0 1 0 0	0 0 0 1 1	
2 0 0 1 0	0 0 1 0	0 0 1 0	0 1 0 1	0 0 1 0 1	
3 0 0 1 1	0 0 1 1	1 0 0 1	0 1 1 0	0 0 1 1 0	
4 0 1 0 0	0 1 0 0	0 1 0 0	0 1 1 1	0 1 0 0 1	
5 0 1 0 1	1 0 1 1	1 0 1 1	1 0 0 0	0 1 0 1 0	
6 0 1 1 0	1 1 0 0	0 1 1 0	1 0 0 1	0 1 1 0 0	
7 0 1 1 1	1 1 0 1	1 1 0 1	1 0 1 0	0 1 1 1 1	
8 1 0 0 0	1 1 1 0	1 0 1 0	1 0 1 1	1 0 0 0 1	
9 1 0 0 1	1 1 1 1	1 1 1 1	1 1 0 0	1 0 0 1 0	

Self-Complementing Codes
(Bit sum = 9), Weighted

Error detecting Code

Parity → 1. Even - Adding 0 or 1 to make even no. of 1's
 2. Odd

If even parity = 0, then there is no error, & if it's 1, then there is error.

It can detect only single-bit errors.

2 out of 5
0 1 2 4 7

Hamming Code @

Error detecting & Correcting Code.

7-bitcode :-

	Bit	1	2	3	4	5	6	7
0	0 0 0 1 1	P_1 1,3,5,7	P_2 2,3,6,7	m_1	P_3 4,5,6,7	m_2	m_3	m_4
1	1 1 0 0 0							
2	1 0 1 0 0							
3	0 1 1 0 0	<u>1</u>	<u>0</u>	<u>1</u>	<u>0</u>	<u>1</u>	<u>0</u>	<u>1</u>
4	1 0 0 1 0	<u>No Error!</u>	1	0	1	0	1	0
5	0 1 0 1 0	C_1 4,5,6,7	C_2 2,3,6,7	C_3 1,3,5,7				
6	0 0 1 1 0							
7	1 0 0 0 1	0	0	0	0	0	0	← No Error.
8	0 1 0 0 1	0	0	1	0	1	0	1
9	0 0 1 0 1	C_1	C_2	C_3				

2 1's out of
5 bits.

(Can't detect
more than
1-bit error)

⇒ Error Detecting
& Correcting
Code

0	0	0	0	0	0	1
C_1	C_2	C_3				
0	0	1	1	1	0	1
Corrected code →						

1 → Error.

↓ Full position of error, here, it is in
bit position 1.

1 0 1 0 1 0 1

Weighted Code - Follow positional weight.

Eg - 8421 Code, BCD Code

Non-weighted Code - Not follow positional weight.

Eg - Gray Code, XS-3 Code

BCD → 0 to 9

XS-3 → 3 to 12

7-Bit Hamming Code

$\Rightarrow 1011 \quad m_7 \quad m_6 \quad m_5 \quad p_4 \quad m_3 \quad p_2 \quad p_1$

$m=4$ $p_1 = 1, 3, 5, 7$

$n=7$ $p_2 = 2, 3, 6, 7$

$b=3$ $p_4 = 4, 5, 6, 7$

$001 \rightarrow p_1$
 $010 \rightarrow p_2$
 $100 \rightarrow p_4$

Q. If message signal = 1011, what will be 7-bit Hamming code received at receiver end with :-
 a) Even Parity b) Odd Parity.

Ans- $m_7 \quad m_6 \quad m_5 \quad p_4 \quad m_3 \quad p_2 \quad p_1$

a) 1 0 1 0 1 0 1
 1 1 1

$p_1 \rightarrow 1 \quad 3, 5, 7$
 $p_2 \rightarrow 0 \quad 3, 6, 7$
 $p_4 \rightarrow 0 \quad 5, 6, 7$

$m_7 \quad m_6 \quad m_5 \quad p_4 \quad m_3 \quad p_2 \quad p_1$

b) 1 0 1 1 1 1 0

$p_1 \rightarrow 0$
 $p_2 \rightarrow 1$
 $p_4 \rightarrow 1$

Q. Determine 7-bit Hamming Code for 1000 for odd parity

Ans- $m_7 \quad m_6 \quad m_5 \quad p_4 \quad m_3 \quad p_2 \quad p_1$

1 0 0 0 0 0 0

$p_1 \rightarrow 0 \quad 3, 5, 7$
 $p_2 \rightarrow 0 \quad 3, 6, 7$
 $p_4 \rightarrow 0 \quad 5, 6, 7$

Q. A 7-bit Hamming Code is received as 1010111 at receiver end. Determine whether this code is correct or not. If not, correct it for even parity.

Ans- 1 0 1 0 1 1 1

m₇ m₆ m₅ p₄ m₃ p₂ p₁

$$p_1 \rightarrow 1, 3, 5, \neq \Rightarrow 1, 1, 1, 1 \text{ (even)} \rightarrow 0 \text{ (No error)}$$

$$p_2 \rightarrow 2, 3, 6, \neq \Rightarrow 1, 1, 0, 1 \text{ (odd)} \rightarrow 1 \text{ (Error)}$$

$$p_4 \rightarrow 4, 5, 6, \neq \Rightarrow 0, 1, 0, 1 \text{ (even)} \rightarrow 0 \text{ (No error)}$$

(010) \rightarrow 2, i.e,

error is in second bit (p₂).

So, corrected Code = 1010101

Q. 1100110 (Odd Parity)

Ans- 1 1 0 0 1 1 0

m₇ m₆ m₅ p₄ m₃ p₂ p₁

$$p_1 \rightarrow 1, 3, 5, \neq \Rightarrow 0, 1, 0, 1 \Rightarrow (\text{even}) \rightarrow 1 \text{ (Error)}$$

$$p_2 \rightarrow 2, 3, 6, \neq \Rightarrow 1, 1, 1, 1 \Rightarrow (\text{Even}) \rightarrow 1 \text{ (No Error)}$$

$$p_4 \rightarrow 4, 5, 6, \neq \Rightarrow 0, 0, 1, 1 \Rightarrow (\text{Even}) \rightarrow 1 \text{ (Error)}$$

(111) \rightarrow 7

Error is in 7th bit.

So, corrected Code = 0100110

15-Bit Hamming Code.

Message bits = 11

Parity bits = 4

m₁₅ m₁₄ m₁₃ m₁₂ m₁₁ m₁₀ m₉ p₈ m₇ m₆ m₅ p₄ m₃ p₂ p₁

p₁ = 1, 3, 5, *, 9, 11, 13, 15

0001 \rightarrow p₁

p₂ = 2, 3, 6, *, 10, 11, 14, 15

0010 \rightarrow p₂

p₄ = 4, 5, 6, *, 12, 13, 14, 15

0100 \rightarrow p₄

p₈ = 8, 9, 10, 11, 12, 13, 14, 15

1000 \rightarrow p₈

Q. 110101100101101.

Ans- Even: $p_1 \rightarrow$ Even $\rightarrow 0$
 $p_2 \rightarrow$ Odd $\rightarrow 1$
 $p_4 \rightarrow$ Odd $\rightarrow 1$
 $p_8 \rightarrow$ Odd $\rightarrow 1$

(1110) $\rightarrow 14$

Corrected Code. = 100101100101101.

Tabular Method or Q-Method or Quine-McClusky Method

Q. Minimise the following funcⁿ by using Tabular Method:-
 $y = \Sigma m(1, 3, 5, 7, 9, 11, 13, 15)$

<u>Ans- Group</u>	<u>Minterm</u>	<u>Variables</u>
		abcd
G ₁	1	0001 ✓
G ₂	3	0011 ✓
	5	0101 ✓
	9	1001 ✓
G ₃	7	0111 ✓
	11	1011 ✓
	13	1101 ✓
G ₄	15	1111 ✓

<u>Group</u>	<u>Minterm</u>	<u>abcd</u>
G ₁ , G ₂	(1, 3)	00-1 ✓
	(1, 5)	0-01 ✓
	(1, 9)	-001 ✓
G ₂ , G ₃	(3, 7)	0-11 ✓
	(3, 11)	-011 ✓
	(5, 7)	01-1 ✓
	(5, 13)	-101 ✓
	(9, 11)	10-1 ✓
	(9, 13)	1-01 ✓

$G_1 G_4$ (7, 15) - 1 1 1 ✓
 $(11, 15)$ 1 - 1 1 ✓
 $(13, 15)$ 1 1 - 1 ✓

Group Minterm ab cd
 $G_1 G_2 G_3 G_4$ (1, 3, 5, 7) 0 -- 1 ✓ \Rightarrow " - " are the repeated ones.
 $(1, 3, 9, 11)$ - 0 - 1 ✓
 $(1, 5, 3, 7)$ 0 -- 1 -
 $(1, 5, 9, 13)$ -- 0 1 ✓
 $(1, 9, 3, 11)$ - 0 - 1 -
 $(1, 9, 5, 13)$ -- 0 1 -
 $G_2 G_3 G_4$ (3, 7, 11, 15) -- 1 1 ✓
 $(3, 11, 7, 15)$ -- 1 1 -
 $(5, 7, 13, 15)$ - 1 - 1 -
 $(5, 13, 7, 15)$ - 1 - 1 ✓
 $(9, 11, 13, 15)$ 1 - - 1 ✓
 $(9, 13, 11, 15)$ 1 - - 1 -

PI Chart :-

Group	1	3	5	7	9	11	13	15	a b c d
1, 3, 5, 7, 9, 11, 13, 15 ✓	x	x	x	x	x	x	x	x	- - - 1
(d)									

$$y = d$$

Minimize the following f^n by using Tabular method:-
 $y = \sum m (1, 3, 9, 11, 12, 13, 14, 15)$

<u>Group</u>	<u>Minterm</u>	<u>abcd</u>
G ₁	1	0001 ✓
G ₂	3	0011 ✓
	9	1001 ✓
	12	1100 ✓
G ₃	11	1011 ✓
	13	1101 ✓
	14	1110 ✓
G ₄	15	1111 ✓

<u>Group</u>	<u>Minterm</u>	<u>abcd</u>
G ₁ G ₂	(1, 3)	00-1 ✓
	(1, 9)	-001 ✓
G ₂ G ₃	(3, 11)	-011 ✓
	(9, 11)	10-1 ✓
	(9, 13)	1-01 ✓
	(12, 13)	110- ✓
	(12, 14)	11-0 ✓
G ₃ G ₄	(11, 15)	1-11 ✓
	(13, 15)	11-1 ✓
	(14, 15)	111- ✓

<u>Group</u>	<u>Minterm</u>	<u>abcd</u>
G ₁ G ₂ G ₂ G ₃	(1, 3, 9, 11)	-0-1
G ₂ G ₃ G ₃ G ₄	(9, 11, 13, 15)	1--1
	(12, 13, 14, 15)	11--

18	8	18
----	---	----

PI Chart :-

Group	1	3	9	11	12	13	14	15
(1,3,9,11) Bd ✓	x	x	x	x				
(9,11,13,15) ad ✓			x	x		x		x
(12,13,14,15) ab ✓				x	x	x	x	x

$$Y = \bar{B}d + ab$$


UNIT-2

Combinational Circuits

Combinational Circuit

In this, O/P depends upon present I/Ps only, not on past value.

Design & Analysis Process →



There are 'm' I/Ps & 'n' O/Ps.

STEP-1 Determine no. of I/Ps & no. of O/Ps.

STEP-2 Draw truth table of given combinational ckt.


STEP-3 Now, with the help of either X-Map or Boolean algebra, determine the reduced expression of every O/P w.r.t I/Ps.

STEP-4 Design combinational circuit by using logic gates.

Half Adder

Half Adder simply adds 2 bits.

Truth Table →



$$HA \rightarrow a+b$$


		I/Ps		O/Ps	
		a	b	S	Cout
		0	0	0	0
		0	1	1	0
		1	0	1	0
		1	1	0	1

$$S = \sum m(1, 2) \quad (\text{X-OR gate})$$

$$= a \oplus b$$

$$C_{out} = \sum m(3) \quad (\text{AND gate})$$

$$= a \cdot b$$



Half Adder Circuit

In half adder, there is no provision to add carry.

Half Subtractor

a	HS	D
b		B _{out}

$$HS \rightarrow a - b$$

Truth Table →


I/Ps		O/Ps	
a	b	D	B _{out}
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

$$D = \sum m(1, 2)$$

$$= a \oplus b$$

$$B_{out} = \sum m(1)$$

$$= \bar{a} \cdot b$$




Half Subtractor Circuit

Full Adder

In half adder, there is no provision to add carry bit & this limitation is avoided by full adder.

$$F.A \rightarrow a + b + c_{in}$$



Truth Table →

I/Ps

O/Ps

a	b	cin	s	cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$S = \sum m(1, 2, 4, 7)$$


$$= a \oplus b \oplus c_{in}$$

$$Cout = \sum m(3, 5, 6, 7)$$

$$= ab + b c_{in} + c_{in}a$$

(\because Odd no. of 1's at I/P, $\therefore X \oplus R$)

* Cout in full adder becomes high when majority no. of 1's is high.



Full Adder Circuit


Q. Implement full adder by using half adder & suitable logic gate.

Ans - $S' = a \oplus b$

$C' = a \cdot b$

$S = S' \oplus C_{in}$

$C = (a \oplus b) \cdot C_{in}$



$$C' = (a \oplus b) \cdot c_{in}$$


$$C' = a \cdot b$$

$$\begin{aligned} C_{out} &= \bar{a}b c_{in} + a\bar{b} c_{in} + ab\bar{c}_{in} + abc_{in} \\ &= c_{in} (\bar{a}b + a\bar{b}) + ab(c_{in} + \bar{c}_{in}) \\ &= c_{in} (a \oplus b) + ab \end{aligned}$$

Full Subtractor:

There's no provision to subtract borrow bit in half subtractor.

$$FS \rightarrow a - b - b_{in} = a - (b + b_{in})$$



Truth Table →



I/Ps			O/Ps	
a	b	bin	D	Bout
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

$$D = \sum m(1, 2, 4, 7)$$

$$= a \oplus b \oplus b_{in}$$


$$B_{out} = \sum m(1, 2, 3, 7)$$

$$= \bar{a}b + b b_{in} + b_{in} \bar{a}$$




n -Bit Parallel Adder

To add n -bits, we require $(n-1)$ full adders & 1 half adder or n full adders in which 1st F.A has $C_{in}=0$.



4-Bit Parallel adder

n -Bit Parallel Subtractor



This is not a fast technique. It causes propagation delay.

BCD Adder / Decimal Adder

In BCD, there are 10 digits from 0-9


$$\begin{array}{r}
 & 0101 \\
 5 & + 0110 \\
 + 6 & \hline
 11 & 1011 \rightarrow B \quad \text{if res} > 9, \text{add } 6, \text{ otherwise } 0 \\
 & + 0110 \\
 & \hline
 00010001
 \end{array}$$

After adding two BCD digits, if $\text{sum} > 9$, we add 6 to its sum & it is possible in 10, 11, 12, 13, 14, 15 (after adding 6), and when result is < 9 , we add 0.

		$S_3 S_2$	$S_1 S_0$	6G	00	01	11	10
		0	1	2	3	4	5	6
S_3	S_2	0	0	1	2	3	4	5
		1	12	13	14	15	P1y	
10		8	9	10	11	12	13	14
		0	1	0	1	0	1	1
		b ₃	b ₂	b ₁	b ₀	a ₃	a ₂	a ₁
		↓	↓	↓	↓	↓	↓	↓

$$Y = S_3 S_2 + S_3 S_1$$



$BCD \rightarrow 8421$
4 bits regd.



$$\begin{array}{r}
 & 1100 \\
 & + 0110 \\
 & \hline
 & 10010
 \end{array}$$

Multiplexer


It has many inputs and only 1 O/P & depending upon the value of selected lines, it connects 1 I/P with O/P. That's why, it's also called Data Selector.




$$Y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3 \quad (\text{SOP})$$

Now, in order to confirm $Y = I_2$, we put $S_1 = 1, S_0 = 0$

$$\begin{aligned} \therefore Y &= 0 + 0 + 1 \times 1 * \bar{S} I_2 + 0 \\ &= I_2. \end{aligned}$$





$$8 = 2^3 - 2$$

$$1 = 3$$

Truth Table →

$$S_2 \ S_1 \ S_0 \ Y$$

$$0 \ 0 \ 0 \ I_0$$

$$0 \ 0 \ 1 \ I_1$$

$$0 \ 1 \ 0 \ I_2$$

$$0 \ 1 \ 1 \ I_3$$

$$1 \ 0 \ 0 \ I_4$$


$$1 \ 0 \ 1 \ I_5$$

$$1 \ 1 \ 0 \ I_6$$

$$1 \ 1 \ 1 \ I_7$$

$$Y = \bar{S}_2 \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_2 \bar{S}_1 S_0 I_1 + \bar{S}_2 S_1 \bar{S}_0 I_2 + \\ \bar{S}_2 S_1 S_0 I_3 + S_2 \bar{S}_1 \bar{S}_0 I_4 + S_2 \bar{S}_1 S_0 I_5 + \\ S_2 S_1 \bar{S}_0 I_6 + S_2 S_1 S_0 I_7$$


Q) Implement $f(a, b, c) = \sum m(1, 3, 5, 6)$ by using 8:1 MUX.



$1 \rightarrow +5V \text{ or } +V_{CC}$




$0 \rightarrow GND (\frac{1}{2})$.

Q) Implement NAND gate (2-I/P) by using 4:1 MUX.



$$Y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + \\ S_1 S_0 I_3 \\ = \sum m(0, 1, 2).$$


Q) Implement FA by using 8:1 MUX.
Ans - (Next Page)




Q8. Implement $Y(a, b, c) = \sum m(1, 3, 5, 6, 7)$ by using 4:1 MUX.

Ans-

a	b	c	\bar{a}	0	(1)	2	(3)
0	0	0		a	4	(5)	(6) (7)
0	0	1			0	1	a 1
0	1	0			I ₀	I ₁	I ₂ I ₃
0	1	1					
1	0	0	0	I ₀			
1	0	1	1	I ₁			
1	1	0	a	I ₂			
1	1	1	1	I ₃			




a	b	c	\bar{c}	0	2	4	(6)
0	0	0	c	(1)	(3)	(5)	(7)
0	0	1		c	c	c	1
0	1	0		I ₀	I ₁	I ₂	I ₃
0	1	1					



- Q1. Implement 2-I/P NOR gate by using 2:1 MUX.
2. Implement full adder by using 4:1 MUX.
3. Implement $Y_n = \prod_{(ab,cd)} M(1,2,3,4,5,11,12,13,15)$ by using 8:1 MUX



Ans-1. $a \ b \ y$

$0 \ 0 \ 1 \rightarrow I_0$	$\bar{a} \ (0) \ 1$
$0 \ 1 \ 0 \rightarrow I_1$	$a \ 2 \ 3 \ \bar{a} \ I_0$
$1 \ 0 \ 0 \rightarrow I_2$	$0 \ I_1$
$1 \ 1 \ 0 \rightarrow I_3$	$2:1$
$= \sum m(0)$	MUX




2. $a \ b \ c_{in}$

$0 \ 0 \ 0$	$\text{Sum} = \sum m(1,2,4,7)$
$0 \ 0 \ 1$	$\text{Carry} = \sum m(3,5,6,7)$
$0 \ 1 \ 0$	$\bar{a} \ 0 \ (1) \ (2) \ 3$
$0 \ 1 \ 1$	$a \ (4) \ 5 \ 6 \ (7)$
$1 \ 0 \ 0$	$I_0 \ I_1 \ I_2 \ I_3$
$1 \ 0 \ 1$	$a \ \bar{a} \ \bar{a} \ \bar{a}$



$$3. Y = \prod M(1, 2, 3, 4, 5, 11, 12, 13, 15) \\ = \sum m(0, 6, 7, 8, 9, 10, 14)$$

a b c d	\bar{a}	(0) (1) (2) (3) (4) (5) (6) (7)
0 0 0 0	a	(8) (9) (10) (11) (12) (13) (14) (15)
0 0 0 1	1	a a 0 0 0 1 \bar{a}
0 0 1 0	0	$\bar{a} \bar{a} 1 1 1 0 a$
0 0 1 1	0	$\bar{a} \bar{a} 1 1 1 0 a$
0 1 0 0	0	$\bar{a} \bar{a} 1 1 1 0 a$
0 1 0 1	1	I_0
0 1 1 0	a	I_1
0 1 1 1	a	I_2
1 0 0 0	0	I_3
1 0 0 1	0	I_4
1 0 1 0	\bar{a}	I_5
1 0 1 1	\bar{a}	I_6
1 1 0 0	1	I_7
1 1 0 1	0	I_8
1 1 1 0	0	I_9
1 1 1 1	1	I_{10}



Multiplexer Tree

Implementation of higher order multiplexer by using lower order multiplexer is called multiplexer tree.

Q. Implement 16:1 MUX by using 4:1 MUX only.

Ans- $16:1 \rightarrow 4:1$

$$I/P \rightarrow 16(I_0 - I_{15})$$


$$S.L \rightarrow 4(a, b, c, d)$$

$$O/P \rightarrow Y$$


$$\frac{16}{4} = 4 = 1 \quad 4+1 = 5 \text{ MUX}$$

$$I/P \rightarrow 4(I_0 - I_3)$$

$$S.L \rightarrow 2$$



Q. Implement 8:1 MUX by 4:1 MUX & 2:1 MUX.
Solu- $\frac{8}{4} = \frac{2}{2} = 1$. $2+1=3$ MUX



Multiplexer is also called Many-to-One, Data Selector & Parallel-to-Serial Converter.

Demultiplexer

It is the reverse process of multiplexer. It has 1 I/O & m O/Ps and 's' selected lines.

$$m = 2^k$$

Eg - 1:2 DEMUX, 1:4, 1:8 DMUX

1:8 DMUX



S ₁	S ₀	Y ₀	Y ₁	Y ₂	Y ₃	Y ₄	Y ₅	Y ₆	Y ₇
0	0	0	0	0	0	0	0	0	1
0	1	0	0	0	0	1	0	0	0
1	0	0	1	0	0	0	1	0	0
1	1	1	0	0	0	0	0	0	0

$$Y_0 = S_1 S_0 I$$

$$Y_1 = \bar{S}_1 S_0 I$$

$$Y_2 = S_1 \bar{S}_0 I$$

$$Y_3 = \bar{S}_1 \bar{S}_0 I$$

Ans.

Ans.

Ans.

Ans.





Implementation of any funcⁿ by using DMUX/ Decade

Connect OR of all the minterms which are given in the funcⁿ to I/P of OR gate.


Q. Implement full subtractor by using 1:8 DMUX.

Ans-




Q. Implement $y = \pi M(0, 1, 2, 3, 4, 11, 12, 13, 14, 15)$ by using 1:16 DMUX.

Ans- $y = \pi m(5, 6, 7, 8, 9, 10)$




Q. Implement 1:16 DMUX by using 1:4 DMUX.


Ans- $\frac{16}{4} = 4$



Decoder



I/P : O/P




It converts m I/P lines to 2^m O/P lines & it has one enable line.

The decoder only works when enable line is activated.

For eg, 2:4, 3:8 (Binary-to-Octal Decoder), 4:16 (Binary-to-Hexadecimal Decoder) decoder.

2:4 Active-High Decoder



This decoder will work only when value of $E = 1$.

$E \quad I_1 \quad I_0 \quad y_3 \quad y_2 \quad y_1 \quad y_0$

0 0 0 0 0 1

1 0 1 0 0 1 0

1 1 0 0 1 0 0

1 1 1 1 0 0 0


0 x x — Invalid —

$$y_0 = \bar{I}_1 \bar{I}_0 E$$



$$y_1 = \bar{I}_1 I_0 E$$

$$y_2 = I_1 \bar{I}_0 E$$

$$y_3 = I_1 I_0 E$$




Q) Implement F.S by using 3:8 active-high decoder.



Active Low Decoder

In this, decoder only works when value of enable line=0.




Q Implement following funcⁿs by using active-low decoder :-

$$(i) f_1 = \sum m(1, 2, 3, 7) = \overline{m_1} + \overline{m_2} + \overline{m_3} + \overline{m_7} = \overline{m_1} \cdot \overline{m_2} \cdot \overline{m_3} \cdot \overline{m_7}$$

$$f_2 = \pi M(0, 1, 2, 3) = \sum m(4, 5, 6, 7) = m_4 + m_5 + m_6 + m_7$$


Ans -



Q Implement 4:16 decoder by using 3:8 decoder & other decoder.

Ans - 1G = 2 (3:8 Decoders)


8



Encoder

It's the reverse process of decoder. It converts 2^m input lines into m output lines.

For eg, 4:2, 8:3, 16:4 (Hexadecimal to Binary) Encoder

8:3 Encoder →

$E \quad I_7 \quad I_6 \quad I_5 \quad I_4 \quad I_3 \quad I_2 \quad I_1 \quad I_0 \quad Y_2 \quad Y_1 \quad Y_0 \quad (\text{Active-High})$

1 0 0 0 0 0 0 0 1 0 0 0 → 0

1 0 0 0 0 0 0 1 0 0 0 1 → 1

1 0 0 0 0 0 1 0 0 0 1 0 → 2

1 0 0 0 0 1 0 0 0 0 1 1 → 3


1 0 0 0 1 0 0 0 0 1 0 0 → 4

1 0 0 1 0 0 0 0 0 1 0 1 → 5

1 0 1 0 0 0 0 0 0 1 1 0 → 6

1 1 0 0 0 0 0 0 0 1 1 1 → 7


$$Y_2 = I_4 + I_5 + I_6 + I_7$$



$$Y_1 = I_2 + I_3 + I_6 + I_7$$



$$Y_0 = I_1 + I_3 + I_5 + I_7$$



Priority Encoder

When more than 1 I/Ps are high, normal encoder is unable to give right O/P & this problem is avoided by priority encoder. In this, we set highest priority to that number which has highest binary value, then second highest binary value, & so on.

	I_3	I_2	I_1	I_0	Y_2	Y_1	V
001 X	0	0	0	0	X	X	0
001 0	0	0	0	1	← 0	0 ← 1	
001 1	0	0	0	1	← 0	1 ← 1	
01 XX	0	0	1	X	← 0	1	
01 00	0	1	X	X	← 1	0 ← 1	
01 01	0	1	X	X	← 1	0 ← 1	
01 10	1	X	X	X	1	1	1
01 11	1	0	0	0			
1 XXX	1	1	1				
1 000	1	1	1				
1 111	1	1	1				

$$Y_1 = \pi M(1, 4, 5, 6, 7) + \sum d(6)$$

$$Y_2 = \pi M(1, 2, 3) + \sum d(0)$$

$$V = \pi M(0)$$

I_3	I_2	00	01	11	10
00	d_0	0	1	3	2
01	0	4	0	5	6
11		12	13	15	14
10		8	9	11	10


$$Y_1 = (I_3 + \bar{I}_2)(I_3 + I_1)$$

$$= I_3 + I_1 \bar{I}_2$$

$$Y_2 = I_3 + I_2 \rightarrow$$


$$V = I_3 + I_2 + I_1 + I_0$$

I_3	I_2	I_1	I_0
0	0	0	0



Q8

What will be value of f ? $\Rightarrow f = \bar{f}$



$$\text{Ans} - f_1 = \Sigma(0, 1, 2, 3) = m_0 + m_1 + m_2 + m_3$$

$$f_2 = \Sigma(4, 5, 6, 7) = m_4 + m_5 + m_6 + m_7 = \bar{f}_1$$

$$\therefore f = \bar{f}_1 = 0.$$

Magnitude Comparator

It is used to compare two numbers & gives three O/Ps : $f(a > b)$, $f(a = b)$ & $f(a < b)$.

1-Bit Magnitude Comparator \rightarrow




	a	b	$f_{a>b}$	$f_{a=b}$	$f_{a<b}$
a	0	0	0	1	0
b	0	1	0	0	1
a	1	0	1	0	0
b	1	1	0	1	0


$$f_{a>b} = \bar{a}b$$

$$f_{a=b} = ab$$

$$f_{a<b} = \bar{a}\bar{b}$$

By 4:1 MUX :



2-Bit Magnitude Comparator \rightarrow 

I st NO.	II nd NO.	f _{a>b}	f _{a=b}	f _{a<b}
a ₁ , a ₀	b ₁ , b ₀			
0 0	0 0	0	1	0
0 0	0 1	0	0	1
0 0	1 0	0	0	1
0 0	1 1	0	0	1
0 1	0 0	1	0	0
0 1	0 1	0	1	0
0 1	1 0	0	0	1
0 1	1 1	0	0	1
1 0	0 0	1	0	0
1 0	0 1	1	0	0
1 0	1 0	0	1	0
1 0	1 1	0	0	1
1 1	0 0	1	0	0
1 1	0 1	1	0	0
1 1	1 0	1	0	0
1 1	1 1	0	1	0

$$f(a>b) = \sum m(4, 8, 9, 12, 13, 14)$$


$$f_{a=b} = \sum m(0, 5, 6, 10, 15)$$

$$f_{a<b} = \sum m(1, 2, 3, 7, 11)$$

		b ₁ , b ₀	00	01	11	10
a ₁ , a ₀	00	1				
01	1		1			
11				1		
10					1	

$$\begin{aligned}
 f_{a=b} &= \bar{a}_1 \bar{a}_0 \bar{b}_1 \bar{b}_0 + \bar{a}_1 \bar{a}_0 \bar{b}_1 b_0 + \\
 &\quad a_1 \bar{a}_0 \bar{b}_1 \bar{b}_0 + a_1 a_0 b_1 \bar{b}_0 \\
 &= \bar{a}_1 \bar{b}_1 (\bar{a}_0 \bar{b}_0 + a_0 b_0) + a_1 b_1 (\bar{a}_0 \bar{b}_0 + a_0 b_0) \\
 &= \bar{a}_1 \bar{b}_1 (a_0 \oplus b_0) + a_1 b_1 (a_0 \oplus b_0) \\
 &= (a_0 \oplus b_0) (a_1 \oplus b_1)
 \end{aligned}$$

By Decoder :-



* Q. Implement f_{a=b} of 3-bit mag. comp. by using 1:64 DMUX.

Ans- f_{a=b} \Rightarrow a₂ a₁ a₀ b₂ b₁ b₀

0 0 0 0 0 0

0 0 1 0 0 1

0 1 0 0 1 0

1 0 0 1 0 0

1 0 1 1 0 1


1 1 0 1 1 0

0 1 1 0 1 1

1 1 1 1 1 1

$$f_{a=b} = \sum m(0, 9, 18, 27, 36, 45, 54, 63)$$


(Divisible by 9)



Binary Multiplier


It is a combinational circuit which multiplies two binary numbers of m & n bit.

1. 2 by 2 Bit Binary Multiplier



Q:- Design a 4 by 3 bit Binary Multiplier.

Ans:-



Code Converter


It converts one type of code into another type of code.

Q) Design 3-bit binary to gray code converter.

Ans-

$$(1\overset{+}{1}\overset{+}{0}\overset{+}{1})_2 \rightarrow (1011)_G$$

$$(1011)_G \rightarrow (1101)_2$$



Truth Table →

B₂ B₁ B₀ G₁₂ G₁₁ G₁₀

0 0 0 0 0 0

0 0 1 0 0 1

$$G_{10} = \Sigma m(1, 2, 5, 6)$$

0 1 0 0 1 0

$$G_{11} = \Sigma m(2, 3, 4, 5)$$

0 1 1 0 0 0

$$G_{12} = \Sigma m(4, 5, 6, 7)$$

1 0 0 1 0 0

1 0 1 1 1 1

1 1 0 0 0 1

1 1 1 0 1 0


B ₂	B ₁	B ₀	G ₁₂	G ₁₁	G ₁₀
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	0
0	1	1	0	0	0
1	0	0	1	0	0
1	0	1	1	1	1
1	1	0	0	0	1
1	1	1	0	1	0

$$G_{12} = B_2$$


$$G_{11} = \overline{B_2}B_1 + B_2\overline{B_1} = B_2 \oplus B_1$$

$$G_{10} = B_1 \oplus B_0$$

B ₂	B ₁	B ₀	G ₁₂	G ₁₁	G ₁₀
1	0	0	1	1	0
1	0	1	1	0	1




4-Bit Binary to Gray Code Converter



Q. Design 4-Bit Gray to Binary Code Converter.

Ane-




G ₃	G ₂	G ₁	G ₀	B ₃	B ₂	B ₁	B ₀
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	1
0	1	0	1	0	1	1	0
0	1	1	0	0	1	0	0
0	1	1	1	0	1	0	1
1	0	0	0	1	1	1	1
1	0	0	1	1	1	1	0
1	0	1	0	1	1	0	0
1	0	1	1	1	0	1	1
1	1	0	0	1	0	0	0
1	1	0	1	1	0	0	1
1	1	1	0	1	0	1	1
1	1	1	1	1	0	1	0

$$B_3 = G_{13}$$

$$B_2 = B_3 \oplus G_{12} = G_{13} \oplus G_{12}$$

$$B_1 = B_2 \oplus G_{11} = G_{13} \oplus G_{12} \oplus G_{11}$$

$$B_0 = B_1 \oplus G_{10} = G_{13} \oplus G_{12} \oplus G_{11} \oplus G_{10}$$



Q. Design a code converter which converts a BCD code into XS-3 code.

Ans-

$$b_3 b_2 b_1 b_0 \quad X_3 X_2 X_1 X_0$$

$$0 \quad 0011$$

$$1 \quad 0100$$

$$2 \quad 0101$$

$$3 \quad 0\cancel{0}\cancel{1}00$$

$$4 \quad 0111$$

$$5 \quad 1000$$

$$6 \quad 1001$$

$$7 \quad 1010$$

$$8 \quad 1011$$

$$9 \quad 1100$$

$$10 \quad \left. \begin{array}{l} \\ \end{array} \right\} \rightarrow d \cdot \cancel{b_3 b_2}$$

$$11 \quad \cancel{d} \cdot \cancel{b_3 b_2}$$

$$12 \quad \cancel{d} \cdot \cancel{b_3 b_2}$$

$$13 \quad \cancel{d} \cdot \cancel{b_3 b_2}$$

$$14 \quad \cancel{d} \cdot \cancel{b_3 b_2}$$

$$15 \quad \cancel{d} \cdot \cancel{b_3 b_2}$$

$$X_3 = \sum m(5, 6, 7, 8, 9) + \sum d(10, 11, 12, 13)$$

$$X_2 = \sum m(1, 2, 3, 4, 9) + \sum d(10, 11, 12, 13)$$

$$X_1 = \sum m(0, 3, 4, 7, 8) + \sum d(10, 11, 12, 13, 14, 15)$$

$$X_0 = \sum m(0, 2, 4, 6, 8) + \sum d(10, 11, 12, 13, 14, 15)$$

		$B_3 B_2$		$B_1 B_0$		
		00	01	11	10	
		00	0	1	3	2
		01	0	1	5	4
		11	d ₁₂	d ₁₃	d ₁₅	d ₁₄
		10	1	8	1	d ₁₀

$$X_3 = B_3 + B_2 B_0 + B_2 B_1$$

		$B_3 B_2$		$B_1 B_0$	
		00	01	11	10
		00	0	1	1
		01	0	1	5
		11	d ₁₂	d ₁₃	d ₁₅
		10	1	8	d ₁₀

$$X_2 = B_3 B_0 + \overline{B}_2 B_0 + B_2 \overline{B}_1 \overline{B}_0 + \overline{B}_3 \overline{B}_2 B_1$$

$$10_{BCD} \rightarrow 43_{BCD}$$

$B_3 B_2$	$B_3 B_2$	00	01	11	10
00	1		1		
01	1		1		
11	d	d	d	d	d
10	1	d	d	d	d

$B_3 B_2$	$B_3 B_2$	00	01	11	10
00	1			1	
01	1			1	
11	d	d	d	d	d
10	1		d	d	d

$$X_1 = \bar{B}_1 \bar{B}_0 + B_1 B_0 \\ = B_1 \oplus B_0$$

$$X_0 = \bar{B}_0$$

Q Design a code converter which converts XS-3 Code into BCD code.

Ans-

$$X_3 \ X_2 \ X_1 \ X_0 \ B_3 \ B_2 \ B_1 \ B_0$$

$$3-0\ 0\ 1\ 1\ 0\ 0\ 0\ 0$$

$$B_3 = \sum m(11,12) + \sum d(0,1,2)$$

$$4-0\ 1\ 0\ 0\ 0\ 0\ 0\ 1$$

$$13,14,15$$

$$5-0\ 1\ 0\ 1\ 0\ 0\ 1\ 0$$

$$B_2 = \sum m(7,8,9,10) + \sum d$$

$$6-0\ 1\ 1\ 0\ 0\ 0\ 1\ 1$$

$$(0,1,2,13,14,15)$$

$$7-0\ 1\ 1\ 1\ 0\ 1\ 0\ 0$$

$$B_1 = \sum m(5,6,9,10) + \sum d$$

$$8-1\ 0\ 0\ 0\ 0\ 1\ 0\ 1$$

$$(0,1,2,13,14,15)$$

$$9-1\ 0\ 0\ 1\ 0\ 1\ 1\ 0$$

$$B_0 = \sum m(4,6,8,10,12) +$$

$$10-1\ 0\ 1\ 0\ 0\ 1\ 1\ 1$$

$$\sum d(0,1,2,13,14,15)$$

$$11-1\ 0\ 1\ 1\ 1\ 0\ 0\ 0$$

$$12-1\ 1\ 0\ 0\ 1\ 0\ 0\ 1$$

$$X_3 X_2 \quad X_3 X_1 \quad X_3 X_0$$

$$00 \quad d_0 \quad d_1 \quad 3d_2$$

$$01 \quad 4 \quad 5 \quad 7 \quad 6$$

$$11 \quad 1 \quad d_3 \quad d_4 \quad d_5 \quad d_6$$

$$10 \quad 8 \quad 9 \quad 1 \quad 10$$

$$X_3 X_2 \quad X_3 X_1 \quad X_3 X_0$$

$$00 \quad d_0 \quad d_1 \quad 3d_2$$

$$01 \quad 4 \quad 5 \quad 7 \quad 6$$

$$11 \quad 2 \quad d_3 \quad d_4 \quad d_5 \quad d_6$$

$$10 \quad 1 \quad 8 \quad 9 \quad 1 \quad 10$$

$$X_3 X_2 \quad X_3 X_1 \quad X_3 X_0$$

$$00 \quad d_0 \quad d_1 \quad 3d_2$$

$$01 \quad 4 \quad 5 \quad 7 \quad 6$$

$$11 \quad 2 \quad d_3 \quad d_4 \quad d_5 \quad d_6$$

$$10 \quad 1 \quad 8 \quad 9 \quad 1 \quad 10$$

$$B_3 = X_3 X_2 + X_3 X_1 X_0$$

$$B_2 = \bar{X}_2 \bar{X}_1 + \bar{X}_2 \bar{X}_0$$

BCD to 7-Segment Code Converter

a

f | g | b

e | c

d

BCD No.

0

1

2

3

4

5

6

7

8

9

Seven Segment Code

a b c d e f g

1 1 1 1 1 1 0

0 1 1 0 0 0 0

1 1 0 1 1 0 1

1 1 1 1 0 0 1

0 1 1 0 0 1 1

1 0 1 1 0 1 1

1 0 1 1 1 1 1

1 1 1 0 0 0 0

1 1 1 1 1 1 1

1 1 1 0 1 1 1

$$a = \sum m(0, 2, 3, 5, 6, 7, 8, 9) + \sum d(10, 11, 12, 13, 14, 15)$$

$$b = \sum m(0, 1, 2, 3, 4, 7, 8, 9) + \sum d(10, 11, 12, 13, 14, 15)$$

$$c = \sum m(0, 1, 3, 4, 5, 6, 7, 8, 9) + \sum d(10, 11, 12, 13, 14, 15)$$

$$d = \sum m(0, 2, 3, 5, 6, 8, 9) + \sum d(10, 11, 12, 13, 14, 15)$$

$$e = \sum m(0, 2, 6, 8) + \sum d(10, 11, 12, 13, 14, 15)$$

$$f = \sum m(0, 4, 5, 6, 8, 9) + \sum d(10, 11, 12, 13, 14, 15)$$

$$g = \sum m(2, 3, 4, 5, 6, 8, 9) + \sum d(10, 11, 12, 13, 14, 15)$$

Parity Generator

This is a combinational circuit which generates either even parity or odd parity code.

3-Bit Parity Generator (Even) \rightarrow

I/P₂

P_{O(E)}


A B C

0 0 0 0

0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

$$P_{G_1}(E) = \sum m(1, 2, 4, 7)$$

$$= A \oplus B \oplus C$$



Parity Checker

Parity bit is added with message bits & it is transmitted from transmitter & at receiver, we check whether there is any error or not.

(4+1P → 3 + 1 Parity Bit)

3-Bit Parity Checker →

I/P

A B C D P_C(E)

0 0 0 0 0 (No Error)

0 0 0 1 1 (Error)

0 0 1 0 1

0 0 1 1 0

0 1 0 0 1

0 1 0 1 0

0 1 1 0 0

0 1 1 1 1

1 0 0 0 1

1 0 0 1 0

1 0 1 0 0

1 0 1 1 1

1 1 0 0 0


1 1 0 1 1

1 1 1 0 1

1 1 1 1 0

$$P_C(E) = \sum m(1, 2, 4, 7, 8, 11, 13, 14)$$

$$= A \oplus B \oplus C \oplus D$$




	00	01	11	10
00	1	1	1	1
01	1	0	1	0
11	1	1	1	1
10	1	1	1	1


$$f_0(E) = A \oplus B \oplus C \oplus D$$

Programmable Logic Array (PLA)

Programmable AND array is followed by programmable OR array.



Q8 Implement $Y_1 = \bar{A}\bar{B} + AB$ & $Y_2 = AB + \bar{A}\bar{B}$ by using PLA.




$$Y_1 = \sum m(0,3)$$

$$Y_2 = \sum m(2,3)$$


Programmable Array Logic (PAL)

Programmable AND array is followed by fixed OR array.



Q1 Implement $Y_1 = \bar{A}\bar{B} + AB$ & $Y_2 = AB + A\bar{B}$ by using PAL.

Ans -



Q2 Implement full adder by using PLA & PAL.


$$S = \sum m(1, 2, 4, 7) = \bar{A}\bar{B}G + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C} + ABC$$

$$C_{out} = \sum m(3, 5, 6, 7) = \bar{A}BC + A\bar{B}C + A\bar{B}\bar{C} + ABC$$

By PLA →




By PAL \rightarrow



Revision ..

Q: what will be value of Y in the following multiplexer circuit?



Ans -

$$Y = C\bar{C} + \bar{C}\bar{C} \\ = \cancel{C} + \cancel{\bar{C}} \\ = Y$$

A	BC	00	01	11	10
0		0	1	1	2
1		1	4	5	7

$$Y = \bar{A}C + A\bar{C} \\ = A \oplus C$$


(OR)

$$\begin{array}{ccccc} \bar{C} & 0 & 2 & (4) & (6) \\ C & (1) & (3) & 5 & 7 \\ \hline \bar{C} & \bar{C} & C & \bar{C} \\ I_0 & I_1 & I_2 & I_3 \end{array}$$

Q. Implement NOT gate by using 2:1 MUX.

Ans - $X \quad Y$

0	1
1	0



$$Y = \bar{a}I_0 + aI_1$$

$\downarrow \quad \downarrow$


$X \dots$
 $\bar{X} \dots$

Q. Implement 3 IP coincidence ckt by using A:1 MUX.

Ans - $A \quad B \quad C \quad Y$

0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

$$\begin{array}{cccccc} \bar{a} & (0) & 1 & 2 & (3) \\ a & 4 & (5) & (6) & 7 \\ \bar{a} & a & a & a & \bar{a} \end{array}$$




$=D_0 D_1$


D

UNIT-3Difference b/w Combinational & Sequential Circuit

Combinational Ckt



Sequential Ckt



1. I/P
2. O/P depends upon present values of I/Ps only.
3. There is no feedback path b/w I/Ps & O/Ps.
(means there is no memory element)
4. Easy to design.
5. Less hardware is required.
6. Speed is more.
Eg- MUX, DMUX, Decoder

1. I/P
2. O/P depends upon present as well as past values of O/Ps.
3. There is a feedback path b/w I/Ps & O/Ps (means there is memory element present in it).
4. Difficult to design.
5. More hardware is required.
6. Speed is less
Eg - Flip-flop

Flip-Flop


It is the smallest unit of memory & it stores one bit at a time and it has two stable states, that's why it is also called Bistable multivibrator.

* Flip-flop has 2 O/Ps - Q_n & \bar{Q}_n and one O/P is complement of other O/P

If $Q_{n+1} = 1$ & $\bar{Q}_{n+1} = 0$, this condition is called Set Condition
 ↓
 (Next state)

If $Q_{n+1} = 0$ & $\bar{Q}_{n+1} = 1$, this condⁿ is called Reset Cond

R-S Latch (NOR based)



Q_n Q_{n+1} ^(Next value) a b y
0 0 0 0 1

0 0 0 1 0

1 0 1 0 0


1 0 1 1 0

If any one I/P is HIGH, O/P is LOW.

R	S	Q_{n+1}	Comment
0	0	Q_n	No change (memory retained)
0	1	1	Set cond ⁿ
1	0	0	Reset cond ⁿ
1	1	X	Forbidden (Invalid or Indeterminate)

If $Q_n = 0$, $Q_{n+1} = 0$ } $Q_{n+1} = 1$
 If $Q_n = 1$, $Q_{n+1} = 1$ } if $R = S = 0$

NAND based S-R Latch



a b y
0 0 1

0 1 1


1 0 1

1 1 0

If any one I/P is low, o/p is HIGH.

S	R	Q_{n+1}	Comment
0	0	X	forbidden
0	1	1	Reset
1	0	0	Set
1	1	Q_n	No change


NOR Based R-S Flip-Flop



Characteristic Table of R-S Flip-Flop →

CP	S	R	Q _{n+1}	Comment
1	0	0	Q _n	No change
1	0	1	0	R Set Cond
1	1	0	1	P Reset Cond
1	1	1	X	Forbidden

NAND Based S-R Flip-Flop



Characteristics Table of S-R Flip-flop (NAND/NOR) &

CP S R Q_{n+1}

0 0 0 0

0 0 1 1

0 1 0 0

0 1 1 0

1 0 0 1

1 0 1 1

1 1 0 X

1 1 1 X

Characteristics Eqⁿ of S-R flip-flop →

Char. Eqⁿ → Q_{n+1} = f (ff ilps, Q_n)


$$Q_{n+1} = \sum m(1, 4, 5) + \sum d(6, 7)$$

$$= \bar{S}\bar{R}Q_n + S\bar{R}\bar{Q}_n + S\bar{R}Q_n$$


S	R Q _n			
	00	01	11	10
0	0	1	1	3
1	1	1	d ₇	d ₆

$$Q_{n+1} = S + \bar{R}Q_n$$

D-Flip-Flop



if $S=D$, $R=\bar{D}$, it becomes a D-Flip-Flop.



Characteristic Eq. \rightarrow

CP	D	Q _{n+1}
----	---	------------------

1	0	0
1	1	1

\therefore We're getting O/P after some delay, it is called Delay F-F or Transparent Latch.

Eg - Traffic Light Signal System

D	Q _n	Q _{n+1}
0	0	0
0	1	0
1	0	1
1	1	1


$$Q_{n+1} = D$$


J-K Flip-Flop

$$\begin{matrix} S & J \\ R & K \end{matrix} \rightarrow \begin{matrix} Q_n \\ \bar{Q}_n \end{matrix}$$

$$S = J\bar{Q}_n$$

$$R = KQ_n$$





$$\overline{b} = \overline{D}^{ab} \quad \overline{a.b.c}$$

Characteristic Table of T-K Flip-Flop \rightarrow

CP	(S)	(R)	Q _{n+1}	Comment
----	-----	-----	------------------	---------

1	0	0	Q _n	N.C.
1	0	1	0	R
1	1	0	1	Set
1	1	1	\bar{Q}_n	Toggle (Complement) \bar{Q}_n

Characteristic Eq \rightarrow

J K Q_n Q_{n+1}

0 0 0 \bar{Q}_n^0

0 0 1 \bar{Q}_n^1

0 1 0 0

0 1 1 0

1 0 0 1

1 0 1 1

1 1 0 \bar{Q}_n^1

1 1 1 \bar{Q}_n^0

$$Q_{n+1} = \bar{J}K \oplus m(1, 4, 5, 6)$$

J	K\Q _n			
	00	01	11	10
0	0	1	1	0
1	1	0	0	1
	0	1	1	0

$$Q_{n+1} = \bar{J}K + \bar{K}Q_n + \bar{J}\bar{K}\bar{Q}_n$$

②

$$Q_{n+1} = S + \bar{R}Q_n$$



$$= \bar{J}\bar{Q}_n + \bar{K}Q_n \cdot Q_n$$

$$= \bar{J}\bar{Q}_n + (\bar{K} + \bar{Q}_n)Q_n$$

$$= \bar{J}\bar{Q}_n + \bar{K}Q_n$$

T = J-K flip-flop (Joggle = J-K flip-flop)

If both J & K inputs of J-K flip-flop are connected to T - I/P, it becomes T-Flip-flop.



Characteristic Eq \rightarrow

CP	T	Q _{n+1}	T	Q _n	Q _{n+1}	Q _{n+1} = T ⊕ Q _n
1	0	Q _n (N.C)	0	0	0	
1	1	Q _n (Toggle)	0	1	1	②
			1	0	1	T = Q _n ⊕ Q _{n+1}
			1	1	0	

Excitation Table of Flip-flop

In this, with the help of Q_n & Q_{n+1}, we determine value of flip-flop I/Ps.

Q _n	Q _{n+1}	D	T	S	R	J	K
0	0	0	0	0	d	0	d
0	1	1	1	1	0	1	d
1	0	0	1	0	1	d	1
1	1	0	d	0	d	0	

SR	Q _n	Q _{n+1}	JK
0 0	0	0	0 0
0 0	1	1	0 1
0 1	0	0	1 0
1 0	0	1	1 1
1 0	1	0	X S 1
1 1	0	1	X R 0
1 1	1	1	X X 0

Conversion of Flip-Flops

- Steps → 1. Determine Characteristic Table of required flip-flop
 2. Determine Excitation Table of available flip flop & combine both above two tables.
 3. Now, with the help of K-map or Boolean Algebra, determine I/P of available flip-flop which is function of required f-f I/Ps & Q_n.
 4. Implement required f-f with the help of given (available) f-f & suitable logic gate.

D to T
 (available) to (required)
 Ext. Table Char. Table

Q1. Convert D-f-f into T-f-f.


Ans ← C.T of T-f-f →

T	Q _n	Q _{n+1}	D
0	0	0	0
0	1	1	1
1	0	1	1
1	1	0	0

← E.T of D-f-f →

$$D = \sum m(1, 2)$$

$$= T \oplus Q_n$$



Q1. (i) Convert D-f-f to S-R f-f


(ii) Convert J-K f-f to D-f-f.



(iii) Convert T to J-K f-f

Ans - (i)

S	R	Q _n	Q _{n+1}	D
0	0	0	0	0
0	0	1	1	1
0	1	0	0	0
0	1	1	0	0
1	0	0	1	1
1	0	1	1	1
1	1	0	X	X
1	1	1	X	X

$$D = \sum m(1, 4, 5) + \sum d(6, 7)$$




			J	K	$J = \sum m(1) + \sum d(2,3)$
			D	d	$J \oplus K = \sum m(2) + \sum d(0,1)$
0	0	0	0	d	
0	1	1	1	d	
1	0	0	d	1	
1	1	1	d	0	


$$J = D + Q_n \quad K = \bar{D} + \bar{Q}_n$$





			T	$T = (Q_n \oplus Q_{n+1})$
J	K	Q_n	Q_{n+1}	
0	0	0	0	0
0	0	1	1	0
0	1	0	0	0
0	1	1	0	1
1	0	0	1	1
1	0	1	1	0

$$T = \sum m(3, 4, 6, 7)$$




$$T = J\bar{Q}_n + KQ_n$$




			J	K	$J = \sum m(2) + \sum d(1,3)$
			D	d	$K = \sum m(1) + \sum d(0,2)$
0	0	0	0	d	
0	1	0	d	1	
1	0	1	1	d	
1	1	1	d	0	

$$J = D, K = \bar{D}$$



Triggering of Flip-Flop



In level triggering, O/P may change more than one time in a single clock pulse and this condition arises race around condition.


In Edge triggering, O/P changes only once in a single clock pulse.

Race Around Condition →

In Race Around Condition, O/P changes many times in a single clock pulse. The following regions are race around condition :-

1. When we use level triggering.
2. When $J=K=1$ and propagation delay of ff is less than pulse width of clock pulse.

$$t_{pd} < p.w.$$




Q. How race around condition can be avoided?

Ans-1. By using edge triggering.

2. $t_{pd} > t_{pw}$

3. By using Master-Slave Flip-Flop



Master-Slave Flip-Flop

It contains two flip-flops known as Master & Slave flip-flop.

When $J_0 = K_0 = 1$

& during +ve half cycle,
Master FF works but Slave doesn't work and Master gives O/P,

& during -ve half cycle,
Master FF doesn't work, but Slave FF works and it copies instructions given by Master & gives final O/P.
Hence, in single CP, O/P changes only once, so, it avoids race around condition.

UNIT-4

Counter

Counter

It is used to count number of clock pulses applied to it.

It is of two types :-

Down Counter

1. It counts from $N-1$ towards 0.

Up Counter

1. It counts from 0 towards $N-1$.

Modulus of a Counter (MOD-N)

Total number of used states is called Modulus of a Counter.

For e.g., in MOD-5, there are total 5 used states and these are shown as below:-

$$0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4$$

$$* \quad N \leq 2^n \rightarrow (\text{No. of FF required}) = \log_2 N \leq n$$

\downarrow
Total used
states (or
modulus of a
counter)

$$\text{Eg- } 5 \leq 2^3$$

$$\therefore n=3 \text{ FF required.}$$

Again, counter is divided into 2 types :-

- Synchronous Counter
- Asynchronous Counter

Asynchronous Counter

This is also called Serial Counter / Ripple Counter / Frequency Divider.

Q1 Design MOD-8 async. counter (up).

SAns - $0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 5 \rightarrow 6 \rightarrow 7$

$$N-1 \rightarrow 8-1 \Rightarrow 7 \text{ (III)}$$

OR $N 5^2 \xrightarrow{n} 85^2$ ③ \rightarrow F.Fs reqd.

3 F.Fs are required.

Q_A Q_B Q_C

$$0 \ 0 \ 0 \quad Q_{n+1} = \overline{Q_n}$$

$$0 \ 0 \ 1 \quad \begin{matrix} \nearrow \text{from} \\ \text{to } 0, \\ \text{then } Q_B \end{matrix}$$



$$0 \ 1 \ 0 \quad \begin{matrix} \nearrow \text{from} \\ \text{then } Q_B \\ \text{is toggling} \end{matrix}$$

$$0 \ 1 \ 1 \quad \begin{matrix} \nearrow \text{from} \\ & \text{& } Q_C \text{ is} \\ \downarrow \text{& } 0 \quad \text{acting as} \\ \text{clock for } Q_B \end{matrix}$$

$$1 \ 0 \ 0 \quad \begin{matrix} \nearrow \text{from} \\ \text{then } Q_B \end{matrix}$$

$$1 \ 0 \ 1 \quad \begin{matrix} \nearrow \text{from} \\ \text{then } Q_B \end{matrix}$$

$$1 \ 1 \ 1$$



$$\text{O/P freq.} = \frac{f_i}{\text{No. of used states}}$$

Flip-flop is Mod-2 Counter.

Page No: 91

6 10 18

If $N = 2^n$, it is called n-bit binary counter.

Eg - MOD-8 can be called 3-bit binary counter.

* $T_{clock} \geq n t_{pdff}$
 (Propagation delay of ff)
 \hookrightarrow (No. of f-fs)

#	f_i	MOD M Counter	MOD N Counter	$f_i/MN \Rightarrow$	MOD MN	Counter
---	-------	------------------	------------------	----------------------	--------	---------

* Q1. What will be O/P frequencies in the following circuit if I/P frequency is 1 MHz?


$f_i = 1 \text{ MHz}$	MOD 10 Counter	MOD 5 Counter	$f_o = ?$
-----------------------	-------------------	------------------	-----------

Ans - $f_o = \frac{1 \text{ MHz}}{10 \times 5} = 0.02 \text{ MHz} = 20 \text{ kHz}$

Q2. Design MOD-8 down ^{nibble} counter.

Ans - $7 \rightarrow 6 \rightarrow 5 \rightarrow 4 \rightarrow 3 \rightarrow 2 \rightarrow 1 \rightarrow 0$

$\bar{Q}_A \bar{Q}_B \bar{Q}_C$




1 0 0

0 1 1

0 1 0

0 0 1

0 0 0



If $S=0$, it works as UP Counter
 & $S=1$, it works as DOWN Counter.

Difference b/w Asynchronous & Synchronous Counter

Asynchronous Counter

1. External clock pulse is applied to 1st flip-flop (LSB) and o/p of this flip-flop is connected to CP of next f-f & so on.
2. Speed is low.
3. Easy to design.
4. Other names are Serial Counter, Ripple Counter, Frequency divider.
Eg - MOD-8 Asynch. Counter.
5. A fixed pattern can be implemented.

Synchronous Counter


1. A common CP is applied simultaneously (parallelly) to all the flip-flops.
2. Speed is fast.
3. Difficult to design.
4. Other name is parallel counter.
Eg - Ring Counter, Counter
5. Any pattern can be implemented.

Design of Non-Binary Asynchronous Counter ($N \neq 2^n$)

Q Design MOD-10 (Decade/Decimal/BCD) Asynch. Counter

Ans-

$0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 5 \rightarrow 6 \rightarrow 7 \rightarrow 8 \rightarrow 9$



\overline{PST} \overline{CLR} Q_{n+1}


0 1 $1 \rightarrow PST$

1 0 $0 \rightarrow CLR$

1 1 FF works accⁿ to I/P8 (Normally)
0 0 Invalid.

Mod-10
10010100
89

We require 4 bits to rep. 9



Q Design MOD-N Asynch. Counter, If N is 9's Complement of your roll no., & if your roll no. is 2-digit no.

Ans- 99

$0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4$

-16

83

$\frac{29}{54} \quad 182$
 $\frac{92}{27}$


$\begin{array}{r} 64 \ 32 \ 16 \ 8 \ 4 \ 2 \\ -1 \ 0 \ 1 \ 0 \ 0 \ 1 \\ \hline 82 \end{array}$
 $\frac{82}{64}$
18

We require 7-bits.

Q
 $\frac{-64}{18}$

$82 \rightarrow 1010010$


$Q_6 \quad Q_5 \quad Q_4 \quad Q_3 \quad Q_2 \quad Q_1$



Q Design MOD-10 Asynch Counter by T-flip-flop.

Ans- $0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 5 \rightarrow 6 \rightarrow 7 \rightarrow 8 \rightarrow 9 \rightarrow 10 \rightarrow 0$

4-ff.



Synchronous Counter

Design Procedure →

1. Determine no. of f-fs required.
2. Draw the transition/state table, which contains f-f's present state, next state & f-f's I/Ps (By excitation table).
3. Now, determine value of f-f I/Ps with the help of K-map or Boolean algebra. (which is f^n of present state only).
4. Now, with the help of f-fs & suitable logic gates, circuit is implemented by applying a common clock pulse to all the f-fs.


Q Design Sync. Counter which counts the following sequence:

1. $0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 0$ (MOD-4 Sync. C / 2-bit Sync. counter).

Ans- 2 f-fs required.


By T-ff \rightarrow Present State Next State $(Q_A \oplus Q_A^+)$ $(Q_B \oplus Q_B^+)$

Q_A	Q_B	Q_A^+	Q_B^+	J_A	T_B
0	0	0	1 ($0 \rightarrow 1$)	0	1
0	1	1	0 ($1 \rightarrow 0$)	1	1
1	0	1	1 ($2 \rightarrow 3$)	0	1
1	1	0	0 ($3 \rightarrow 0$)	1	1



By D-ff \rightarrow PS NS $(=Q_A^+)$ $(=Q_B^+)$


Q_A	Q_B	Q_A^+	Q_B^+	D_A	D_B
0	0	0	1	0	1
0	1	1	0	1	0
1	0	1	1	1	1
1	1	0	0	0	0



By JK ff \rightarrow Q Q^+ J K Q_A Q_B Q_A^+ Q_B^+ J_A K_A J_B K_B


Exc. Table \Rightarrow

0	0	0	d	0	0	0	1	0	d	1	d
0	1	1	d	0	1	1	0	1	d	d	1
1	0	d	1	1	0	1	1	d	0	1	d
1	1	d	0	1	1	0	0	d	1	d	1



$$J_A = Q_B \quad J_B = 1$$

$$K_A = Q_B \quad K_B = 1$$




Q1. Design MOD-8 Sync. Counter (3-bit Binary Sync. Counter)
by T_{ff}.

$0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 5 \rightarrow 6 \rightarrow 7$

Ans -

PS	NS	QA	QB	QC	Q _A [†]	Q _B [†]	Q _C [†]	T _A	T _B	T _C
0 0 0	0 0 1	0	0	1	0	0	1			
0 0 1	0 1 0	0	1	0	0	1	0			
0 1 0	0 1 1	0	0	1	0	0	1			
0 1 1	1 0 0	1	0	0	1	0	0			
1 0 0	1 0 1	0	0	1	0	0	1			
1 0 1	1 1 0	0	1	0	0	1	1			
1 1 0	1 1 1	0	0	1	0	0	1			
1 1 1	0 0 0	1	1	0	1	1	0			

↳ After every cl, it's
toggling, which is possible when T_C=1



Similarly, for MOD-16, T_D=1

$$T_C = Q_B$$

$$T_B = Q_C Q_D$$






$$T_D = Q_B Q_C Q_D$$

$$\begin{aligned} \rightarrow 1 \oplus d &= d \\ \rightarrow 0 \oplus d &= d \\ \rightarrow d \oplus d &= d \end{aligned}$$

Ques Design MOD-6 Synchronous Counter.

Ans- $0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 5$.

						Q_1'	Q_2'	Q_3'
Q_1	Q_2	Q_3	Q_1'	Q_2'	Q_3'	D_A	D_B	D_C
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	0
0	1	0	0	1	1	0	1	1
0	1	1	0	0	0	1	0	0
1	0	0	1	0	1	1	0	1
1	0	1	0	0	0	0	0	0
1	1	0	d	d	d	d	d	d
,	1	1	d	d	d	d	d	d



Q. Design MOD-6 Grey Synch. Counter.

Ans -

PS	B ₂	B ₁	B ₀	Q ₂	Q ₁	Q ₀	NS	QA	QB	QC	QA'	QB'	QC'	
	0	0	0	0	0	0	0	0	0	0	0	0	0	1 (0)
	0	0	1	0	0	1	1	0	0	1	1	0	1	1 (1)
	0	1	0	0	1	1	2	0	1	0	2	1	1	0 (2)
	0	1	1	0	1	0	3	0	1	1	3	0	1	0
	1	0	0	1	1	0	4	1	0	0	4	d	d	d
	1	0	1	1	1	1	5	1	0	1	5	d	d	d
	1	1	0	1	0	1	6	0	1	1	6	1	1	1
	1	1	1	1	0	0	7	1	1	1	7	0	0	0

Q. Design Synch. Counter which counts the following seq:-

1 → 2 → 5 → 7 → 1 (By D-ff).

DA	DB	DC	QA	QB	QC	DA	DB	DC
0	0	0	d	d	d	d	d	d
0	0	1	0	1	0	0	1	0
0	1	0	1	0	1	1	0	1
0	1	1	d	d	d	d	d	d
1	0	0	d	d	d	d	d	d
1	0	1	1	1	1	1	1	1
1	1	0	d	d	d	d	d	d
1	1	1	0	0	1	0	0	1

QA	QB	QC	00	01	11	10
0	d	d	1	d	1	0
1	d	d	1	1	0	1


$$DA = Q_A \bar{Q}_C + Q_B \bar{Q}_B$$

QA	QB	QC
d	1	d
d	w	d

$$DB = Q_A \bar{Q}_B$$

d		d	1
d	1	1	d

$$DC = Q_A \bar{Q}_B + Q_A \bar{Q}_C$$



Lock-Out Condition

When counter goes from one used state to any unused state and again, it goes to another unused state. From that unused state, counter will never arrive in used state and this condition is called LOCK-OUT condition. To avoid lock-out condition, we write down used states in front of unused states.

Q Design Synch. Counter which counts following sequence & avoid lock-out cond:-

1 → 2 → 5 → 7 → 1. ← Used States


6 → 3 → 4 → 6 ← Unused States

QA	QB	QC	DA	DB	DC	QA	QB	QC	DA
0	0	0	0	0	1	0	0	1	1
0	0	1	0	1	0	1	1	0	7
0	1	0	1	0	1	1	0	1	3
0	1	1	1	0	1	1	1	0	2
1	0	0	1	0	1	1	1	0	6
1	0	1	1	1	1	1	1	1	5
1	1	0	1	1	1	1	1	1	4
1	1	1	0	0	1	0	0	1	0

Ring Counter

In this, uncomplimented output of last flip-flop is connected to input of first flip-flop. In this, only one input is high at a time. To implement n-bit ring counter, we require N-flip-flops.

4-Bit Ring Counter \rightarrow



CP	Q ₃	Q ₂	Q ₁	Q ₀
0	1	0	0	0
1	0	1	0	0
2	0	0	1	0
3	0	0	0	1
4	1	0	0	0

n clock pulse required.


Total no. of used states = n

Unused states = $2^n - n$

$$f_o = \frac{f_i}{\text{No. of used states}}$$

Q. Implement 4-bit ring counter by using J-K flip-flop.


Ans -



Page No. : 161
26 10 18

Twisted Ring Counter / Johnson / Creeping / Walking 1 Modulus
Switch Tail Counter.

In this, complemented output of last flip flop is connected to input of first flip flop.



CP Q₃ Q₂ Q₁ Q₀

0 0 0 0 0

$$V_{dd} = 2^n$$

$$V_{vdd} = 2 - 2^n$$

1 1 0 0 0

$$f_0 = f_i$$

2 1 1 0 0

$$2^n$$

3 1 1 1 0

4 1 1 1 1


5 0 1 1 1

6 0 0 1 1

7 0 0 0 1

8 0 0 0 0

What will be the o/p frequency in following circuit :-



Registers

It is a group of flip-flops which is used to store temporary data.

To store n -bit data, we require N -flip flops.

Types of Registers :-

a) On the basis of data shift direction

(i) Right shift register

(ii) Left shift register

b) On the basis of data applied at IP & OP

(i) SISO - Serial In Serial Out


(ii) SIPO - Serial In Parallel Out

(iii) PISO - Parallel In Serial Out

(iv) PIPO - Parallel In Parallel Out

SISO - Right shift register

In this, we apply input serially & we also take output serially.



CP Q₃ Q₂ Q₁ Q₀

0 0 0 0 0

1 1 0 0 0


2 0 1 0 0

3 1 0 1 0

4 1 1 0 1


Delay = $n \times T_{clock}$

where, n = No. of flip-flops




CP	Q ₃	Q ₂	Q ₁	Q ₀
0	0	0	0	0
1	0	0	0	1
2	0	0	1	1
3	0	1	1	0
4	1	1	0	1

SISO Shift Register



In this, I/P data is given serially but O/P data is taken parallelly (at same time).




In the following ckt, if initial value of Q₃, Q₂, Q₁, Q₀ are 1011, what will be value after 5 CP?

* Q₀

CP	Q ₃	Q ₂	Q ₁	Q ₀
0	1	0	1	1
1	0	1	0	1
2	1	0	1	0
3	1	1	0	1
4	1	1	1	0
5	1	1	1	1

Q. After how many CP data will be same?



Ans- CP Q₃ Q₂ Q₁ Q₀

0 1 1 0 1

1 0 1 1 0

2 1 0 0 1 1

3 0 1 0 0 1

4 0 0 1 0 0

5 0 0 0 0 1

6 1 0 0 0 0

7 1 1 0 0 0

8 0 1 1 0 0

9 1 0 1 1 1

10 0 1 0 1 1

11 0 0 1 0 0

12 0 0 0 1 1


13 1 0 0 0 0

14 1 1 0 0 0

15 0 1 1 0 0

PISO Register

In this, data is given parallelly but o/p data is taken serially.



In Serial,


$$D_2 = Q_3, D_1 = Q_2, D_0 = Q_1$$

If value of control line (S_0) is 0, I_0 of multiplexer is selected & it will work as parallel data I/P. otherwise it will work as serial o/p data.

PIPO Shift Register

In this, I/P. data is given as well as o/p data taken are connected parallelly.


In this, only one CP is required to give desired o/p.



Universal Shift Registers

It performs the following operations :-

1. Left Shift & Right Shift (Bi-directional shift register)
2. Serial In Serial Out
3. Parallel In Parallel Out
4. No change (Memory retained).



Synchronous Sequential Clocked Circuit Design

This can be designed or analysed by using two models (or machines) and these are. Mealy Machine & Moore Machine.

Moore Machine

1. Output depends upon present states only.


$$z = f(Q)$$

2. If input changes, output does not change.

3. More number of states are required.

4. More hardware required.

Block Diagram →



Mealy Machine

1. Output depends upon present states as well as input (x).



$$z = f(Q, x)$$

2. If input changes, output also changes.

3. Less number of states are required.

4. Less hardware required.

Block Diagram →



Q-1 In a sequential clocked circuit, there are two T-flops whose O/Ps are A & B, and there is one I/P (control line) x . If $x=1$, it works as up-counter and if $x=0$, it remains in same state & when its value is maxm. O/P is high, otherwise low. Draw the state table & state diagram. b) Draw the logical diagram.


Ans-

$$a \rightarrow 00$$

$$b \rightarrow 01$$

$$c \rightarrow 10$$

$$d \rightarrow 11$$



$$\begin{cases} Q_{n+1} = T \oplus Q_n \\ T = Q_n \oplus Q_{n-1} \\ = A \oplus A' \end{cases}$$

State Diagram


I/P	P.S	N.S	O/P	T _A	T _B
x	A B	$A^+ B^+$	Z	$(A \oplus A^+)$	$(B \oplus B^+)$
0	0 0	0 0	0	0	0
0	0 1	0 1	0	0	0
0	1 0	1 0	0	0	0
0	<u>1</u> <u>1</u>	1 1	1	0	0
1	0 0	0 1	0	0	1
1	0 1	1 0	0	1	1
1	1 0	1 1	0	0	1
1	<u>1</u> <u>1</u>	0 0	1	1	1


$$Z = \sum m(3, 7) = AB$$

$$T_A = \sum m(5, 7) = xB$$

$$T_B = x$$

$\therefore Z$ does not depend on x , it's an example of Moore N/C.





Q.2 In the above sequential synchronous circuit, analyse the circuit & determine whether this is example of Mealy M/C or Moore M/C and draw the state table & state diagram.

Ans-

$$z = A \cdot B$$


$$TA = xB$$

$$TB = x$$

$\because z$ does not depend upon x , so it's example of Moore M/C.

I/P	R.S	$(x \bar{B})$	$\frac{\text{TA}}{\uparrow \text{N.S}}$	$\frac{\text{TB}}{\uparrow \text{N.S}}$	$\frac{(AB)}{\uparrow}$
x	A B	$\frac{\text{TA}}{\uparrow}$	$\frac{\text{TB}}{\uparrow}$	$\frac{AB}{\uparrow}$	$\frac{z}{\uparrow}$
0	0 0	0	0	0 0	0
0	0 1	0	0	0 1	0
0	1 0	0	0	1 0	0
0	1 1	0	0	1 1	1
1	0 0	0	1	0 1	0
1	0 1	1	1	1 0	0
1	1 0	0	1	1 1	0
1	1 1	1	1	0 0	1

Q-3 Analyse the following ckt & draw state table & state diagram if there are two D-flop flops.




$$\text{Ans. } DA = x \oplus B' = x \odot B$$

$$DB = A + x$$

$$Z = A \oplus B \Rightarrow (\text{Moore M/C})$$

I/P	P.S	N.S	O/P
x	A B	$A^+ B^+$	Z
0	0 0	1 0	0
0	0 1	0 0	1
0	1 0	1 1	1
0	1 1	0 1	0
1	0 0	0 1	0
1	0 1	1 1	1
1	1 0	0 1	1
1	1 1	1 1	0




Q-4 Analyse the following logical diagram of synchronous sequential circuit and draw the state table, state diagram and ASM Chart.

(Algorithmic State Machine)

Ans- ∵ Clock pulse is simultaneous,

∴ it's a synch. seq. ckt.

It's an example of Moore M/C.



$$T_A = Bx$$

$$T_B = x$$

$$Z = A \cdot B \quad (\text{Moore M/C - FSN})$$


$$a \rightarrow 00$$

$$b \rightarrow 01$$

$$c \rightarrow 10$$


$$d \rightarrow 11$$

I/P	R.S	^(Bx) _{T_A}	^(A+B) _{N.S}	^{T_B⊕B} _Z
x	A B	"	$A + B$	$x \oplus B$
0 0	0 0	$0 \rightarrow 0$	0	0
0 0	1 0	1	0	0
0 1	0 1	0	0	0
0 1	1 1	1 → 1	1	1
1 0	0 0	1	0	0
1 0	1 1	0	0	0
1 1	0 1	1	0	0
1 1	1 0	0	0	1



ASM Diagram

Analyse the following clocked seqnch. seq. ckt & determine whether this is example of Mealy M/c or Moore M/c.
Draw the state diagram by drawing state table & ASM chart



$$T_A = Bx$$


$$T_B = x$$

$$Z = A \oplus x \quad (\text{Mealy M/c})$$


∴ Z depends upon x, so it's example of Mealy M/c.

I/P P.S N.S

x	A	B	A^+	B^+	Z
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	1	0	1
0	1	1	1	1	1
1	0	0	0	1	1
1	0	1	1	0	1
1	1	0	1	1	0
1	1	1	0	0	0



ASM diag.



ASM is the symbolic representation of a FSM.


○ → Start

□ → Statement

◇ → Decision

Q1 Draw the ASM chart if a logical ckt has one enable line E. If its value is 1, it works as 2-bit up-counter & if its value is 0, it works as down-counter and whenever it reaches min^m or max^m value, O/P becomes high, otherwise low.

Ans-



$$E \rightarrow 1 \rightarrow S_0 \rightarrow S_1 \rightarrow S_2 \rightarrow S_3 \rightarrow S_0$$

$$E \rightarrow 0 \rightarrow S_0 \rightarrow S_3 \rightarrow S_2 \rightarrow S_1 \rightarrow S_0$$

(a)

(b)


(c)

(e)

(d)

State Reduction Table

- Q. From given state diagram, draw state reduction table & reduced state diagram.



(Ans - i) PS NS O/P

$\alpha=0 \quad \alpha=1 \quad \alpha=0 \quad \alpha=1$

Reduced State Table


a	b^a	c	1	0
b	b	c	x	0
c	c	d	1	0
d	d	e^a	1	0
e	b	c	x	0

Reduced Transition Table

a, b & e are equivalent states, so, we can eliminate them.

→ Two states are called Equivalent states if next states and O/Ps are same at $\alpha=0$ & $\alpha=1$ and we can eliminate one state.

(ii) Again, a & e are equivalent, so eliminate e & replace it by a.



State Diagram


Asynchronous Sequential Circuit Design

In asynchronous sequential circuit, there is no clock pulse like in synchronous sequential clocked circuit.

Q. An asynchronous seq. ckt is described by following eqn. Draw logical diagram, transition table & output map.



$$Y = x_1 x_2 + (x_1 + \bar{x}_2) \cdot y$$

$$Z = y$$




P.S	(By exp.) N.S	Stable	O/P (Z)
$y \ x_1 \ x_2$	$y \ x_1 \ x_2$		
0 0 0	- 0 0 0	Yes	0
0 0 1	0 0 1	Yes	0
0 1 0	0 1 0	Yes	0
<u>0 1 1</u>	<u>1 1 1</u>	No	1
1 0 0	1 0 0	Yes	1
<u>1 0 1</u>	<u>0 0 1</u>	No	0
1 1 0	1 1 0	Yes	1
1 1 1	1 1 1	Yes	1
$y \ x_1 \ x_2$	$y \ x_1 \ x_2$		
0 0 0	0 1 1		
1 1 1	1 1 1		

Here, transition is taking place.



Read Only Memory (ROM)

It is used to store permanent data & it has fixed array followed by programmable OR array.




K = No. of address lines (Input)

n = Size of word (Output).

$\rightarrow 64K \times 8$ ROM

$$2^6 \times 2^{10} = 2^A$$

$A = 16$ Bit (16-Bit address line).



Q. Design full adder by using ROM

Ans-

