

08/11

U-5 Synchronous Sequential Ckt Design

Asynchronous " " " "


$x \rightarrow \text{o/p}$
 $P.S \rightarrow S_n$
 $x/p \rightarrow x$

* Synchronous Sequential Ckt Design -


It is analysed by using two model/machine
 (M/c - Moore m/c)
 (mealy m/c)

Difference b/w Moore M/c & Mealy M/c

Moore M/c	Mealy M/c
1. O/p Z depends upon only in present state (S_n); $[Z = f(S)]$	1. O/p depends upon present i/p as well as in i/p (x); $[Z = f(S, x)]$
2. If i/p changes, o/p doesn't change	2. If i/p changes, o/p Z also changes
3. More number of states are required	3. Less number of states are required.
4. Hardware requirement is more	4. Less
5. A counter is Moore m/c	5. A counter is not Mealy M/c



8. Analyse the following given sequential synchronous ckt to determine whether this is an example of Mealy M/c or Moore M/c.
 Draw state table.
 Draw state diagram.



$$D_A = x \oplus B = x \oplus B$$

$$D_B = x \oplus A$$

$$Z = A \oplus B$$

O/p Z depends upon only in present states A & B so it is an example of Moore m/c


$C_{n+1} = D$ So $A' = D_A = x \oplus B$
 $B' = D_B = x + A$

from excitation table of D ff

State table

P.S.			NS		
A	B	x	A'	B'	z
0	0	0	1	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	0	1	1
1	0	0	0	1	1
1	0	1	0	1	1
1	1	0	0	1	0
1	1	1	1	1	0

State diagram




→ State 00 indicates transition from 1 state to next state

Q. In a clocked synchronous sequential ckt there are 2 Dffs A & B. When value of x becomes 0, A remains in present state & when value of x becomes 1, the following sequence comes-


00 → 01, 01 → 11, 11 → 10, 10 → 00

Design that synchronous seq ckt. (Draw state tm, state table & value of D's if's)



State table:

A	B	x	A'	B'
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	1
1	0	0	1	0
1	0	1	0	0
1	1	0	1	1
1	1	1	1	0




$$A^+ \rightarrow A \bar{B}_2 + B_2$$

$$B^+ \rightarrow \bar{A} x + B_2$$

$$A^+ = D_A = B_2 + A \bar{x}$$

$$B^+ = D_B = \bar{A} x + B_2$$



Simulation - Compare expected result with actual result & then verify.

1.89. Design & simulate MOD 8 Asynchronous Ripple Counter or 3-bit binary Asyn counter.
1.90. Design & simulate MOD 8 Asynchronous Counter.
1.11. Design & simulate 3-bit Johnson counter.

ORCAD project → SDI
Voltage monitor

Schematic




Draw the FF -



Select wave

Search for -




Search for - Digck

08/11/17

Date _____
Page _____

Q State eqn of sequential ckt is given
below:

Draw state table
respn synchronous ckt



$$T = 0 \oplus 0^+$$

PS		A/B x	NS		Z	T	
A	B		A	B		T _A	T _B
0	0	0	0	0	0	0	0
0	0	1	0	1	1	0	1
0	1	0	0	1	1	0	0
0	1	1	1	1	0	1	0
1	0	0	1	0	0	0	0
1	0	1	0	0	0	1	0
1	1	0	1	1	1	0	0
1	1	1	1	0	0	0	1

T_A

A \ B	00	01	11	10
0	0	1	0	0
1	1	0	0	1

T_B

A \ B	00	01	11	10
0	0	0	1	0
1	1	1	0	1

$$T_A = ABx + \bar{A}Bx$$


$$= x(AB + \bar{A}B)$$

$$= x(A \oplus B)$$

$$T_B = ABx + \bar{A}Bx$$

$$= x(A \odot B)$$


$$Z = \Sigma m(1, 2, 6) = A\bar{B}x + B\bar{A}x$$




ASM chart

ASM - Algorithmic state machine

 → start & stop

 → processing

 → decision making or conditional box

Q. Draw a ASM chart for following problems:

- There is one control line x if $x=0$ it remains in same state & when $x=1$ it works as 2-bit up counter & when it reaches to minimum or maximum value of becomes 1 or 0. Also draw state sym.

(00)

(01)

or

(11)



(10)

$s_0 \rightarrow 00$



$s_1 \rightarrow 01$

$s_2 \rightarrow 10$

$s_3 \rightarrow 11$



ASN chart



Q. Draw the ASN chart if there is one control line c . If $c=1$, it works as 2-bit down counter & if $c=0$ it works as up counter & when it reaches min/max value, c becomes 1 or 0.

