

UNIT - 2

- Memory location and Addresses

Unit: 0/1 - Bit

4 bits - Nibble


8 bits - Byte

16 bit or more - Word

2^{10} - 1 K


2^{20} - 1 M

2^{30} - 1 G




2^n Memory location can be addressed. The range of the addresses is from 0 to $2^n - 1$.

e.g. if 16 bit bus is there then $2^{16} = 2^{10} \times 2^6 = 64K$ location can be accessed and will be in the range of 0 to $(2^{16} - 1)$.



MEMORY WORD

Eg -




Sign bit: $b_{31} = 0$ for +ve nos

$b_{31} = 1$ for -ve nos

(ii) Signed Integer

1b) Four characters



BIG ENDIAN AND LITTLE-ENDIAN ASSIGNMENT.

WORD ADDRESS					BYTE ADDRESS				
0	0	1	2	3	0	3	2	1	0
4	4	5	6	7	4	7	6	5	4
$2^k - 4$	2^{k-4}	2^{k-3}	2^{k-2}	2^{k-1}	$2^k - 4$	2^{k-1}	2^{k-2}	2^{k-3}	2^{k-4}


1a) Big-endian assignment

1b) Little-endian assignment

BYTE AND WORD ADDRESSING

MEMORY OPERATION

- Read Operation
- Write Operation



INSTRUCTION AND INSTRUCTION SEQUENCING

A computer must have instructions capable of performing 4 types of operation:

1. Data transfers b/w the memory and the processor register
2. Arithmetic and logic operations on data
3. Program sequencing and control
4. I/O transfers

Notations: \Rightarrow Register Transfer Notation

e.g. LOAD R2, LOC

e.g. $R4 \leftarrow [R2] + [R3]$

\Rightarrow Assembly Language Notation

e.g. LOAD R2, LOC;

ADD R4, R2

• CISC AND RISC

- Complex Instruction set computer (CISC)

A complex instruction set computer (CISC) is a computer where single instruction can execute several low-level operation (such as a load from memory, an arithmetic operation, and a memory store) or capable of multi-step operations or addressing modes within single instruction, as its name suggests "COMPLEX INSTRUCTION SET"

Eg- of CISC instruction set architectures are PDP-11, VAX, Motorola 68K, and your desktop PCs on intel's x86 architecture used too.

• Reduced Instruction Set Computer (RISC)

A RISC is a computer which only use simple instructions that can be divide into multiple instructions which perform low-level operation within single clock cycle, as its name suggests "REDUCED INSTRUCTION SET".

Ex of RISC families include DEC Alpha, AMD 29K, ABC, Atmel AVR, Blackfin, Intel i860 and i960, MIPS, Motorola 88000, PA-RISC, Power (including PowerPC), SuperH, SPARC and ARM too.

STRAIGHT LINE SEQUENCING

- A program of $C \leftarrow [A] + [B]$

- A program of adding n nos

Address	contents		i	Load R2, NUM1
$\rightarrow i$	Load R2, A		$i+4$	Load R3, NUM2
$i+4$	Load R3, B	4-instruction program segment	$i+8$	Add R2, R2, R3
$i+8$	Add R4, R2, R3		$i+12$	Load R3, NUM3
$i+12$	Store R4, C		$i+16$	Add R2, R2, R3
A			$i+8n-12$	Load R3, NUM _n
B		Data for the program.	$i+8n-8$	Add R2, R2, R3
C			$i+8n-4$	Store R2, Sum.
			SUM	
			NUM1	
			NUM2	
			NUM _n	

TYPES OF INSTRUCTION OF THE BASE OF ADDRESS USED

- 3 Address instruction
- 2 Address instruction
- 1 Address instruction
- 0 Address instruction

- Three Address Instructions (opcode, destination and source)

- Program to evaluate $X = (A+B)*(C+D)$
- ADD R1, A, B (R1 M[A] + M[B])
- ADD R2, C, D (R2 M[C] + M[D])
- MUL X, R1, R2 (M[X] R1 * R2)
- result in short programs
- instruction becomes long (many bits)

- Two-Address instructions

- Program to evaluate $X = (A+B)*(C+D)$
- MOV R1, A (R1 M[A])
- ADD R1, B (R1 R1 + M[B])
- MOV R2, C (R2 M[C])
- ADD R2, D (R2 R2 + M[D])
- MUL R1, R2 (R1 R1 * R2)
- MOV X, R1 (M[X] R1)

- One-Address instructions

use an implied AC register for all data manipulation

- program to evaluate $X = (A+B)*(C+D)$
- LOAD A (AC M[A])
- ADD B (AC AC + M[B])
- STORE T (M[T] AC)
- LOAD C (AC M[C])
- ADD D (AC AC + M[D])
- MUL T (AC AC * M[T])
- STORE X (M[X] AC)

Zero - Address Instructions.

Program to evaluate $x = (A+B) * (C+D)$

PUSH A (TOS A)

PUSH B (TOSB)

ADD (TOS(A+B))

PUSH C (TOS C)

PUSH D (TOSD)

ADD (TOS(C+D))

MUL (TOS(C+D)*(A+B))

POP X (MC[X] TOS)

REVERSE POLISH NOTATION

- Arithmetic Expressions: $A + B$

- $A + B$ infix notation

- $+ AB$ Prefix or Polish notation

- $AB +$ Postfix or reverse polish notation


- The reverse polish notation is very suitable for stack manipulation

- e.g. - $A * B + C * D = AB * CD * +$

Evaluation of Arithmetic expressions.

- Any arithmetic expression can be expressed in parenthesis-free Polish notation, including reverse Polish notation.

$$(3 * 4) + (5 * 6) : 34 * 56 * + = 42$$



Given 0, 1, 2 and 3 address programs for given eqn.

- 1 - $A^* B + C^* D + E^* F \rightarrow AB^* CD^* EF^* ++$
- 2 - $A^* B + A^* (B^* D + C^* E) \rightarrow AB^* ABD^* ++ CE^* ++$
- 3 - $[A^* [B + C^* (B + E)]] / [F^* (G + H)] \rightarrow ABCDE ++ ++ FGH ++$
- 4 - $(A + B^* C) / D - E^* F + G^* H \rightarrow ABC ++ DEF GH - ++$
- 5 - $A + B^* [C^* D + E^* (F + G)]$
- 6 - $(A + B - C) / (D^* (E^* F - G))$
- 7 - $(A - B + C^* (D^* E - F)) / (G + H^* K)$

• ADDRESSING MODES

TYPES OF ADDRESSING MODES.

- Implicit
- Immediate
- Direct
- Indirect
- Register
- Register Indirect
- Displacement
 - Relative
 - Base Register
 - Indexing
- Stack

- IMPLICIT


INCR	increment	DCR
COMP	complement	

- IMMEDIATE : the data will be directly transferred to CPU

MOV A, # 32 H


ADD A, # 22 H

Direct Addressing Mode directly specified in the memory location




→ operand
→ operand will directly
achieve from the A
location.
Memory

- Indirect Addressing Mode




- Register Addressing Mode




Register set

- Register indirect Addressing mode



Memory

- Displacement



- Relative

MOV A, [22][4]

base relative address 24

base register ^{value of register}

MOV A, [] []

R → Index register

- Indexing

A → starting base address

R → index



Mode - The way the operands are chosen during program execution is dependent on the addressing mode of the instruction

An Addressing mode specifies how to calculate the effective memory address of an operand by using information held in registers and for constants contained within an instruction.

The Addressing mode specifies a rule for interpreting or modifying address field of the instruction till the operand is actually referred.

1. Implied Addressing Mode -

In this mode the operands are specified implicitly in the definition of the instruction.
e.g. complement Accumulator.

Here the operand in the accumulator register

All register reference instruction that use an accumulator are implied mode instruction

Last address instruction in a stack organised computer are implied mode instruction since the operands are implied to be on the top of the stack

2) Immediate address mode -

This mode has the operand field rather than an address field

e.g. LOAD R1, # 90

Advantage - ① Fastest Execution

② No memory reference to fetch data

Disadvantage - ① ~~less~~ less flexible


② small Range .

3) Direct Addressing mode -

In this mode operands resides in memory & its address is given directly by the address field of instruction

e.g. - LOAD R1, [1000]

$R1 \leftarrow M[1000]$



Adv → ① Single Memory Reference to access data
 ② No additional calculation to calculate effective address



4) Indirect Addressing Mode

In this mode, the address field of the instruction gives the address where the effective address is stored (address of the operand)

Control fetches the instruction from memory and

uses its address part to access memory again to read an effective address

Indirect A.M



⑤ Register Addressing Mode or Register Direct mode

- In this mode Operands are in the registers, that reside within the CPU

$$E.A = R$$

$$\text{eg } ADD \ A, B \quad A \leftarrow A + B$$

Adv -

- ① No memory access; hence very fast execution
- ② very small address field needed. This makes the instruction shorter which will make faster instruction fetch

Disadv -


- ① Limited no. of registers
- ② Requires good assembly programming

⑥ Register indirect addressing mode

In this mode, the instruction specifies a register whose content give the address of the operand in the memory

Here the instruction uses fewer bits to select a register than would have been required to specify a memory address directly

e.g. - Load R1, (B)



- Adv -
- ① less no. of bits are required to specify the register
 - ② One fewer, Memory access the indirect addressing

(7) Auto increment / Auto decrement addressing mode-

MOV R1, #22

INC R1

DEC R1

similar to the register indirect mode except that register is incremented or decremented after or before its value is used to access memory.

Address of the operand is in a Addressing register whose value is incremented // decremented after or before fetching the operands from the address

(8) Relative Addressing mode

In this mode the content of the program counter (PC) is added to the address part of the instruction in order to obtain the EA.

$$E.A = PC + \text{Address part of instruction}$$

When address is added to the content of the PC, the result product E.A whose position in memory is relative to one address of the next instruction

This mode is often used with branch type instruction where the branch address is in the area surrounding

instruction word itself

eg - JUMI

(9)

Index register Addressing Mode -

⇒ In this mode, the content of an index register added to the address part of the instruction to obtain 2 effective address.

* Index register store an index value

→ Address field of instruction defines starting address (base address) of data array in memory
- Each operand in array is stored in memory relative to the base address


Load R, 1000 [0x]

↑ ↓ displacement

Base address

An index register hold an index no. that is added to the address part of the instruction in index addressing mode.

EXECUTION OF A COMPLETE INSTRUCTION




- (1) Fetch the instruction from memory to IR
- (2) Fetch the 1st operand from memory
- (3) Perform addition operation
- (4) Load the result into RI

ADD (R3), RI

R3 - 1000, RI - 36

- Control Sequence

1. PCout, MARin, Read Sel4, Add, Zin
2. Zin, PCin, WMFC + (Wait for Memory fn to complete)
3. MD Row, Iin
4. R3out, MARin, Read
5. RIout, Y, YMFC
6. MDout Select 4, Add, Zin
7. Zout, RIin, EN



- HARDWIRED V/S MICROPROGRAMMED CPU \Rightarrow
- ↓
- (Design of Control Unit).