#### VHDL notes

 $version: \ d888b4606ee8a0b9c293d21ac0a03533f8149ab2$ 

# Fabien Le Mentec, fabien.lementec@gmail.com

October 17, 2015

#### Abstract

Set of practical VHDL related notes and guidelines. It addresses topics ranging from coding conventions, verification, synthesis, optimisation, reusability and documentation.

### Contents

1	Unconstrained types	3
2	Type attributes	4
3	Generics instead of package constants	5
4	Per component test benches	6
5	Hardware resource inference	7
6	Explicit resource instantiation	8
7	Reset signals	9
8	Shift registers inference	10
9	Assertions	11
10	Test benches as documentation	12
11	Writing synchronous processes	13
<b>12</b>	Clocking	14
13	Appropriate typing	15

#### 1 Unconstrained types

topics: reusability, documentation

When not explicitly specified by the developer, a type length is deduced during component instantiation. This favors component reusability by letting the user decide of the type length according to its particular needs.

For instance, *count* is unconstrained in the following:

```
component my_component
port
(
    ...
    count_val: in unsigned;
    ...
);
end component;
```

One important issue with unconstraint types is that a component user may inadvertently use types that are larger than required, possibly leading to unecessary large resource instantiation. Documentation is a good tool to solve this kind of issue. Also, assertions can be used to check for degenerate cases:

```
component my_component
port
(
    ...
    — WARNING
    — hardware comparator infered, use appropriate length
    count_val: in unsigned;
    ...
);
end component;
```

## 2 Type attributes

Use type attribute as much as possible, esp. type'length and type'range

#### 3 Generics instead of package constants

topics: reusability

Often, a component parameter can be set either using generic or package constants. Using package constants forces the user to modify your package. On the other hand, generics let the user specializes the component without modifying any existing source.

## 4 Per component test benches

 $topics:\ simulation$ 

Per component test benches generally requires less code than project wide ones. It makes them easier to maintain, and encourages the developer to write self contained components. Also, it makes simulation run faster.

#### 5 Hardware resource inference

 $topics:\ synthesis$ 

Usually, a VHDL developer does not explicitly indicate what hardware resource to use to implement logic. The synthetiser deduces that from its source code understanding (ie. signal netlist and operations). This process is known as inference.

Inference is very sensitive to the way code is written. For instance, the use of an additional signal to reset a shift register may prevent the synthetiser to infer a hardware shift register.

Thus, VHDL developers try as much as possible to write code in a standard way, that is known to be well understood by the synthetiser.

## 6 Explicit resource instantiation

 $topics:\ synthesis$ 

Non portable but sure to instanciate the right resource.

## 7 Reset signals

Avoid reset signals. If not possible, make reset synchronous.

 $\mathbf{TODO}:$  explain why

 $\mathbf{TODO}$ : refer to process writing note

## 8 Shift registers inference

 $topics:\ synthesis$ 

 $\mathbf{TODO} \colon \mathrm{wip}$ 

XILINX FPGAs have hardware resources to implement shift registers.

#### 9 Assertions

 $topics:\ verification$ 

 $\mathbf{TODO} \colon \mathrm{wip}$ 

Use assertion to check data type lengths when unconstraints arrays

#### 10 Test benches as documentation

 $topics:\ documentation$ 

A component developer should consider test benches an important part of the documentation since they are used as reference materials by the component user. Thus, test benches should be up to date, clearly written and well documented. If possible, they should cover different use cases, without flooding the user with unrequired contents.

#### 11 Writing synchronous processes

topics: convention

There is one standard way of writing synchronous process:

```
process(clk, rst)
begin
  if rising_edge(clk) then
   if rst = '1' then
   else
   end if;
end if;
end process;
```

Another way which is synthetizable:

```
process
begin
  wait until rising_edge(clk);

if rst = '1' then
  end if;
end process;
```

Since the **wait** statement must come first, all the signal are synchronous, esp. the reset. Also, this convention results in a somewhat clearer code.

## 12 Clocking

 $\mathbf{TODO} \colon \mathrm{wip}$ 

Clear convention about how data passed to/from a component are clocked. by default, clocked using the component domain. idem for latching.

## 13 Appropriate typing

 $\mathbf{TODO} \colon \mathrm{wip}$ 

Use right types (unsigned, slv  $\dots$ ), sizing and indexing from the beginning. it avoids further casting and simplifies the code.