## Absolute encoder package

# Fabien Le Mentec lementec@esrf.fr

version: SVN revision exported

## Contents

1	Lice	ence
<b>2</b>	Des	scription
	2.1	Overview
		Supported features
		Performances
	2.4	Architecture
3		erfaces
	3.1	abs_enc_pkg.master
	3.2	abs_enc_pkg.master
4	Exa	amples
	4.1	
	4.2	slave

## 1 Licence

Note from file ./../src/abs\_enc\_pkg.vhd at line 12

```
-- this package and the associated files are distributed
-- under IDCL, the I Dont Care Licence. You are allowed
-- to do whatever you want with it, at your own risk and
-- profit. The author cannot be held responsible for any
-- damage, including rocket crash (while he would be very
-- interested to know if this code is used in space).
```

#### 2 Description

#### 2.1 Overview

The abs\_enc\_pkg implements components for absolute encoder masters and slaves.

The term *master* refers to the component driving the clock, or at least initiating the data transfer. It is sometimes called the controller. The term *slave* refers to the actual encoder device.

This package is optimized for applications that can be dynamically configured to implement one amongst different types of encoders at a particular time. As much as possible, exclusive resources that can be shared across encoder types are factorized (counters, comparators, shift registers ...). However, and in order to avoid penalizing simpler applications, static configuration allows to exclude resources associated with an unused encoder type.

#### 2.2 Supported features

TODO:

The following encoder types are available:

- ENDAT (version 2.1, send position mode),
- BISS,
- SSI.

#### 2.3 Performances

TODO:

#### 2.4 Architecture

TODO:

#### 3 Interfaces

#### 3.1 abs\_enc\_pkg.master

Interface from file ./../src/abs\_enc\_pkg.vhd at line 343

```
component master
generic
(
CLK.FREQ: integer;
ENABLE.ENDAT: boolean := TRUE;
ENABLE.EISS: boolean := TRUE;
ENABLE.ESI: boolean := TRUE
);
port
(
-- local clock
clk: in std.logic;
rst: in std.logic;
rst: in std.logic;
-- generated clock for slave
-- fdiv divides CLK.FREQ
ma.fdiv: in unsigned;
ma.clk: out std.logic;
-- master out, slave in
mosi: out std.logic;
miso: in std.logic;
-- gate to drive output (1 to drive it)
gate: out std.logic;
-- data from slave, and data length
data: out std.logic-vector;
len: in unsigned;
-- encoder type
enc.type: in integer
);
end component;
```

#### 3.2 abs\_enc\_pkg.slave

Interface from file ./../src/abs\_enc\_pkg.vhd at line 163

```
-- data and length
data: in std_logic_vector;
len: in unsigned;
-- encoder type
enc_type: in integer
);
end component;
```

#### Note from file ./../sim/common/main.vhd at line $91\,$

```
-- by default, the master implements all the encoder
-- types. this can be specialized by using the generics
-- to limit resource consumption.
```

#### AN ERROR OCCURED

### 4 Examples

#### 4.1 master

Example from file ./../sim/common/main.vhd at line 100

```
master: work.abs_enc_pkg.master
generic map
(
    CLK_FREQ => CLK_FREQ
)
port map
(
    clk => clk,
    rst => rst,
    ma.fdiv => ma.fdiv,
    ma.clk => ma.clk,
    mosi => mosi,
    miso => miso,
    gate => open,
    data => master_data,
    len => len,
    enc_type => enc_type
);
```

#### 4.2 slave

Example from file ./../sim/common/main.vhd at line 71

```
slave: work.abs_enc_pkg.slave
generic map
(
   CLK_FREQ => CLK_FREQ
)
port map
(
   clk => clk,
   rst => rst,
   ma_clk => ma_clk,
   miso => miso,
   mosi => mosi,
   gate => open,
   data => slave_data,
   len => len,
   enc_type => enc_type
);
```