

## Waterfall Model:

system analysis -> software specification -> architecture design -> refined design and coding -> integration and testing -> installation and acceptance -> operation and maintenance (instandhalten)

## Waterfall or Document-Model— Software develop-



mentissenasasequenceofactivitiescoupledby(partial) results (documents). These activities can be conducted concurrently or iteratively. Apart from that, the sequence of activities is fixed as (basically) analyse, specify, design, code, test, install, maintain. Ludewig & Lichter (2013)




Idea of Spiral Model: do not plan ahead everything, but go step-by-step.

- Repeat until end of project (successful completion or failure):
- determine the set  $R$  of risks which are threatening the project: if  $R = \emptyset$ , the project is successfully completed
  - assign each risk  $r \in R$  a risk value  $v(r)$
  - for the risk  $r_0$  with the highest risk value,  $r_0 = \max\{v(r) \mid r \in R\}$ , find a way to eliminate this risk, and go this way: if there is no way to eliminate the risk, stop with project failure

## Spiral Model




## V-Modell XT:



## Lines of Code:

program size – LOCtot – number of lines in total; net program size – LOCne – number of non-empty lines; code size – LOCpar – number of lines with not only comments and non-printable; delivered program size – DLOCtot,ne,par – like LOC, only code (as source or compiled) given to customer


## Decision Table



c1 and c2 können wegen dem Konfliktaxiom niemals gleichzeitig true sein. R1 verlangt das aber, daher ist R1 eine vaccuos rule (leer). A1 und A2 dürfen laut konflikt relation nicht gleichzeitig aktiviert werden, daher ist Tabelle konsistent. Ansonsten inkonsistent. rule ist useless, wenn ihre premise and actions von einer anderen rule überdeckt werden. Sie kann entfernt werden. Tabelle ist deterministic, wenn alle premises paarweise disjunkt sind. In dem Fall (links) nicht. Tabelle ist complete, iff disjunction of all rules' premises is a tautology. Incomplete: premise finden, die nicht in Tabelle steht. Decision tables are correct (it correctly represents the wishes/needs of the customer), complete (all requirements existing should be present), relevant (things which are not relevant to the project should not be constrained), consistent, free of contradictions (each requirement is compatible with all other requirements; otherwise the requirements are not


realizable), neutral, abstract (a requirements specification does not constrain the realization more than necessary), traceable, comprehensible (the source of requirements are documented, req. are uniquely identifiable), testable, objective (the final product can objectively be checked for satisfying a req.)

## Use case diagram:




## Live Sequence Charts:

Ein Cut ist warm, wenn mind. eine der letzten Locations warm ist. Diese sind warm, wenn die Linie danach durchgezogen ist. Ist ein Cut kalt, ist dieser ein Finalzustand im Büchiatomat.



- $\mathcal{L} : \{l_{1,0} < l_{1,1} < l_{1,2} < l_{1,3}, l_{1,2} < l_{1,4}, l_{2,0} < l_{2,1} < l_{2,2} < l_{2,3}, l_{3,0} < l_{3,1} < l_{3,2}, l_{4,1} < l_{2,1}, l_{2,2} < l_{1,2}, l_{2,3} < l_{1,3}, l_{3,2} < l_{1,4}, l_{2,2} \sim l_{3,1}\}$
- $\mathcal{I} = \{\{l_{1,1}, A, l_{2,1}\}, \{l_{2,0}, l_{2,1}, l_{2,2}, l_{2,3}\}, \{l_{3,0}, l_{3,1}, l_{3,2}\}\}$
- $\text{Msg} = \{(l_{1,1}, A, l_{2,1}), (l_{2,2}, B, l_{1,2}), (l_{2,2}, C, l_{3,1}), (l_{2,3}, D, l_{1,3}), (l_{3,2}, E, l_{1,4})\}$
- $\text{Cond} = \{\{(l_{2,2}), c_2 \wedge c_3\}\}$
- $\text{LocInv} = \{(l_{1,1}, o, c_1, l_{1,2}, \bullet)\}$

Bei dieser local invariant ist l1,1 nicht eingeschlossen, l1,2 aber schon



Wenn full LSC hot (universal) ist, muss bei entsprechender activation condition (AC) genau dieses LSC durchlaufen werden (durchgezogener Rand um den LSC body). Ist es cold (existential) reicht es, wenn dieses LSC möglich ist. Wenn activation mode (am) ist initial und LSC body ist cold, dann gibt es mind eine Belegung, die von Anfang startet und akzeptiert wird. am invariant und body cold: es gibt mind eine Belegung zu irgendeinem Zeitpunkt, die akzeptiert wird. am initial und body hot: alle Belegungen werden vom Anfangszeitpunkt an akzeptiert. (z.B. Computer hochfahren) am invariant und body hot: Alle Belegungen werden zu irgendeinem Zeitpunkt akzeptiert z.B. an-/ausschalten von Ventilator. LSC ist strict, wenn alle messages, die es gibt im Diagramm nur dort auftauchen, wo sie gebraucht werden. Man muss im Büchiatomat also jedes mal alle hin schreiben. Ansonsten ist LSC permissive. Wenn eine hot Condition nicht erfüllt ist, bleibe so lange im derzeitigen Zustand, bis sie erfüllt ist.

## Regeln für Fired Sets:

①  $C \cap F = \emptyset - C \cup F$  is a cut – only direct <-successors – same instance line on front pairwise unordered – sending of asynchronous reception already in

- $F_1 = \{c_2 \wedge c_3\} = \{l_{1,2}, l_{1,3}\}$
- $F_2 = \{c_1 \wedge c_3\}$
- $F_3 = \{c_1 \wedge c_2\} = \{l_{1,1}, l_{1,2}\}$
- $F_4 = \{c_1 \wedge c_2\} = \{l_{1,1}, l_{1,2}\}$
- $F_5 = \{c_1 \wedge c_2\} = \{l_{1,1}, l_{1,2}\}$

Legal exit: wenn cold conditions oder LocInvariants nicht erfüllt werden. trivially satisfied: bis zum Ende normal durchgehen. Non-trivially satisfied: bis zu einem akzeptierenden Zustand mittendrin gehen und nicht weiter, also ab da immer das gleiche senden. Illegal exit (violates LSC): hot condition/LocInv. Mit AC anfangen!!!!

**The need to know principle:** Jedes Interface eines Moduls gibt so wenig wie möglich preis darüber, wie es innendrin arbeitet.

The diagram illustrates the four views of a system, all centered around **Scenarios** (represented by a central blue oval). The views are arranged in a 2x2 grid:

- Logical View** (top-left, orange box): Associated with *end-user functionality*.
- Development View** (top-right, yellow box): Associated with *programmers, software management*.
- Process View** (bottom-left, green box): Associated with *integrators, performance, scalability*.
- Physical View** (bottom-right, teal box): Associated with *system engineers, topology, communication*.

Arrows indicate interactions: horizontal arrows connect Logical View to Development View and Process View to Physical View; vertical arrows connect Logical View to Process View and Development View to Physical View; and a central double-headed arrow connects the Scenarios oval to each of the four views.

**System state:**






Figure 1 illustrates a composition of two components,  $C$  and  $D$ , with associated sets of variables and operations. The diagram shows component  $C$  with input  $n$  and output  $p$ , and component  $D$  with input  $p$  and output  $0.1$ . The sets of variables and operations are defined as follows:

- $\mathcal{S} = \{\text{Int}, \text{Bool}\}$
- $\mathcal{C} = \{C, D\}$
- $V = \{x: \text{Int}, p: \text{Can}, n: \text{Can}\}$
- $\text{atr} = \{C' \mapsto \{p\}, D \mapsto \{x, p\}\}$
- $F = \{f: \text{Int} \mapsto \text{Bool}, \text{get-}x: \text{Int}\}$
- $\text{mth} = \{C \mapsto \text{Bool}, D \mapsto \{f, \text{get-}x\}\}$

Below these sets, the notation  $n(C) - O$  and  $m(C) - \{f, \text{get-}x\}$  is shown.



**System state:**  
werte sind zugewiesen -> also kein class  
Diagramm mehr sondern system state.

$$\sigma_2 = \{ 1c \mapsto \{y \mapsto \text{rose}, p \mapsto \{5c\}, n \mapsto \emptyset\}, \\ 5c \mapsto \{y \mapsto 6d, p \mapsto \emptyset, n \mapsto \{1c\}\}, \\ 4d \mapsto \{x \mapsto 2t, p \mapsto \{5c\}\} \}$$
$$F := \forall self \in allInstances_{TreeNode} \bullet key(self) \geq key(leftChild(self)) \\ \wedge key(self) \leq key(rightChild(self))$$

System state  $\sigma_1$  such that  $I[F](\sigma_1, \theta) = \text{true}$ .

Diagram illustrating a memory state  $\sigma_1$  where  $I[F](\sigma_1, \theta) = \text{true}$ . The state shows a pointer variable  $p$  pointing to a node with  $\text{key} = 10$ . This node's  $\text{rest}$  pointer points to a node with  $\text{key} = 5$ , which in turn points to a node with  $\text{key} = 0$ . The  $\text{rest}$  pointer of the last node is null.

$$\sigma : \frac{\frac{1_C : C}{x = 13}}{\quad} \quad \mathcal{J} : \frac{C}{x : Int}$$


$$\mathcal{F} = \forall c \in allInstances_C \bullet x(c) \neq 27$$

- Recall **prefix notation**:  $\forall c \in allInstancesC : \bullet \neq (x(c), 27)$   
**Note**:  $\neq$  is a binary function symbol, 27 is a 0-ary function symbol.
- Example**:  


$$\begin{aligned} & \mathbb{I} \forall c \in allInstancesC : \bullet \neq (x(c), 27) \rfloor (\sigma, \emptyset) = \text{true, because...} \\ & \mathbb{I} \neq (x(c), 27) \rfloor (\sigma, \beta) . \quad \beta = \emptyset [c := 1_C] = \{c \mapsto 1_C\} \\ & = \neq x(\mathbb{I} x(c) \rfloor (\sigma, \beta), \mathbb{I} 27 \rfloor (\sigma, \beta)) \\ & = \neq x(\sigma [\mathbb{I} c \rfloor (\sigma, \beta)](x), 27_x) \\ & = \neq x(\sigma(\beta(c))(x), 27_x) \\ & = \neq x(\sigma(1_C)(x), 27_x) \\ & = \neq (13, 27) = \text{true} \quad \dots \text{and } 1_C \text{ is the only } C\text{-object in } \sigma: \mathbb{I} \end{aligned}$$

$$\begin{aligned} F := \text{Use} \in \text{allInstance} \cdot \text{length}(\text{self}) > \text{length}(\text{in}(\text{self})) \\ \text{I} \Vdash \perp, \text{ because } \dots \\ \text{I} \Vdash \text{length}(\text{self}) > \text{length}(\text{in}(\text{self})) \Vdash (\sigma, \beta), \beta := (\text{self} \rightarrow u_2) \\ = \text{I} \Vdash \text{length}(\text{self}) \Vdash (\sigma, \beta) \supseteq \text{I} \Vdash \text{length}(\text{in}(\text{self})) \Vdash (\sigma, \beta) \\ = \sigma(\text{I} \Vdash \text{self} \Vdash (\sigma, \beta))(\text{self})(\text{length}) \supseteq \sigma(\sigma(\text{I} \Vdash \text{self} \Vdash (\sigma, \beta))(\text{in}(\text{self}))) \\ = \sigma(\beta(\text{self}))(\text{length}) \supseteq \sigma(\sigma(\beta(\text{self}))(u))(\text{length}) \\ = \sigma(u_2)(\text{length}) \supseteq \sigma(\sigma(u_2))(u)(\text{length}) \\ = 13 \supseteq \sigma(\phi)(\text{length}) \\ = 13 \supseteq \perp \\ = \perp \end{aligned}$$

**Deadlock:** Wenn die Automaten in einem Zustand festhängen, wenn z.B. etwas benötigtes nicht mehr gesendet werden kann.



- $P \equiv a \cdot y + b = x \wedge b \geq 0$




control flow graph:

```

1: int f(int x, int y, int z)
2: {
3:   i1: if (x > 100 ∧ y > 10)
4:     s1: z = z * 2;
5:   else
6:     s2: z = z / 2;
7:   i2: if (x > 500 ∨ y > 50)
8:     s3: z = z * 5;
9:   s4: return z;
10:}

```


$$Stm_f = \{s_1, s_2, s_3, s_4\}$$
$$Cnd_f = \{e_1, e_2, e_3, e_4\}$$

$\dots \rightarrow$	$\sigma_0$	$\xrightarrow{\alpha_1}$	$\sigma_1$	$\xrightarrow{\alpha_2}$	$\sigma_2$	$\xrightarrow{\alpha_3}$	$\sigma_3$	$\xrightarrow{\alpha_4}$	$\sigma_4$	$\xrightarrow{\alpha_5}$	$\sigma_5$
	pc: 3 x: 501 y: 11 z: 0		pc: 4 x: 501 y: 11 z: 0		pc: 7 x: 501 y: 11 z: 0		pc: 8 x: 501 y: 11 z: 0		pc: 9 x: 501 y: 11 z: 0		pc: 10 x: 501 y: 11 z: 0
stm:	{}		{}		{s <sub>1</sub> }		{}		{s <sub>3</sub> }		{s <sub>4</sub> }
cnd:	{}		{e <sub>1</sub> }		{}		{e <sub>3</sub> }		{}		{e <sub>1</sub> }

test suite coverage

$I_n$												%	%	$i_2/\%$
$x, y, z$	$i_1/t$	$i_1/f$	$s_1$	$s_2$	$i_2/t$	$i_2/f$	$c_1$	$c_2$	$s_3$	$s_4$		stm	cnd	term
501, 11, 0	✓		✓		✓		✓		✓	✓		75	50	25
501, 0, 0		✓		✓	✓		✓		✓	✓		100	75	25
0, 0, 0		✓		✓		✓				✓		100	100	75
0, 51, 0		✓		✓	✓			✓		✓		100	100	100

Soll/output nicht vergessen!!!!

$s_k$  = statements;  $i_k$  = condition/branch coverage; term = % bei  $c_1$  v  $c_2$

useless statements: statements, die nie erreicht werden können, da bedingung nie true werden kann

C <sub>1</sub>	C <sub>2</sub>	Term %	Nur bei veroderung!
0	0	50	False effective
0	1	75	True effective
1	0	100	True effective

Ein Test ist erfolgreich (successful), wenn er einen Fehler findet. Er ist nicht erfolgreich, wenn er durch läuft und keinen Fehler findet.