directly to the system bus reset signal.

Table 2-1 APB signal descriptions

Reset. The APB reset signal is active LOW. This signal is normally connected

Address. This is the APB address bus. It can be up to 32 bits wide and is driven

Write data. This bus is driven by the peripheral bus bridge unit during write

Write strobes. This signal indicates which byte lanes to update during a write transfer. There is one write strobe for each eight bits of the write data bus. Therefore, PSTRB[n] corresponds to PWDATA[(8n + 7):(8n)]. Write

cycles when PWRITE is HIGH. This bus can be up to 32 bits wide.

Read Data. The selected slave drives this bus during read cycles when

This signal indicates a transfer failure. APB peripherals are not required to

support the **PSLVERR** pin. This is true for both existing and new APB peripheral designs. Where a peripheral does not include this pin then the

strobes must not be active during a read transfer.

Ready. The slave uses this signal to extend an APB transfer.

**PWRITE** is LOW. This bus can be up to 32-bits wide.

appropriate input to the APB bridge is tied LOW.

THE EX	THE STRAIGE	by the peripheral bus bridge unit.
PPROT	APB bridge	Protection type. This signal indicates the normal, privileged, or secure protection level of the transaction and whether the transaction is a data access or an instruction access.
PSELx	APB bridge	Select. The APB bridge unit generates this signal to each peripheral bus slave. It indicates that the slave device is selected and that a data transfer is required. There is a <b>PSELx</b> signal for each slave.
PENABLE	APB bridge	Enable. This signal indicates the second and subsequent cycles of an APB transfer.
PWRITE	APB bridge	Direction. This signal indicates an APB write access when HIGH and an APB read access when LOW.

APB bridge
APB bridge
APB bridge

Slave interface

Slave interface

Slave interface

System bus equivalent

APB bridge

PRESETn

PADDR

PWDATA

PSTRB

PREADY

PRDATA

PSLVERR