


**ECE 464 / ECE 564**  
**Mini-project**  
**Revision: 1.1**

**On-line turn-in. Individual assignment. Check out the submission instructions below. We will be checking your submission using Code Comparison tools for plagiarism. If your code is substantially similar to someone else's you will both receive an academic violation for cheating.**

You will be designing a floating point multiply accumulate DesignWare module to perform matrix multiplication. The input matrix array is stored in a static random access memory (SRAM) as shown in Figure 1.



**Figure 1:** SRAM connection to the DUT and the memory allocation.

The matrix multiplication is performed on Matrix A (SRAM A), Matrix B (SRAM B) and the results will be stored in SRAM Result. The equation below, shows the matrix multiplication performed:

$$\begin{bmatrix} C_1 & C_2 & C_3 & C_4 \\ C_5 & C_6 & C_7 & C_8 \end{bmatrix} = \begin{bmatrix} A_1 & A_2 & A_3 & A_4 \\ A_5 & A_6 & A_7 & A_8 \end{bmatrix} * \begin{bmatrix} B_1 & B_5 & B_9 & B_{13} \\ B_2 & B_6 & B_{10} & B_{14} \\ B_3 & B_7 & B_{11} & B_{15} \\ B_4 & B_8 & B_{12} & B_{16} \end{bmatrix} \quad (\text{Eq: 1})$$

As regular matrix multiplication you will multiply and accumulate each row element of matrix A with column elements of matrix B. The expression below shows the example computation:

$$C_1 = (A_1 * B_1) + (A_2 * B_2) + (A_3 * B_3) + (A_4 * B_4)$$


$$C_2 = (A_1 * B_5) + (A_2 * B_6) + (A_3 * B_7) + (A_4 * B_8)$$

### System signals:

- `reset_n` is used to reset the logic into a known state,
- `clk` is used to drive the flip-flop logic in the design.

### Control signals:

- `dut_valid`: used as part of a hand shake between the test fixture and the dut. Valid is used to signal that a valid input can be computed from the SRAM.
- `dut_ready`: used to signal that the dut is ready to receive new input from the SRAM.
- Together these two signals tell the test fixture the state of the dut. So, the dut should assert `dut_ready` on reset and wait for the `dut_valid` to be asserted.
- Once `dut_valid` is asserted by the test fixture, the dut should set `dut_ready` to low and can start reading from the SRAM.
- Dut should hold the `dut_ready` low until it has populated the result values in the SRAM. Once the results are stored in the SRAM the `dut_ready` will be asserted high, signaling that the result is valid, and is ready to be read from SRAM. Fig 2 shows the expected behavior.



**Fig 2.** Test fixture and DUT handshake behavior

**SRAM contents:**


The SRAM holds the 32-bit data in each address. The table below shows the memory mapping of various SRAM addresses. The color schemes corresponding to Equation 1. The input SRAM's contains the input matrix dimension at address 12'h00, while the matrix data from 12'h01 onwards.

SRAM A: Address	SRAM A: Content [31:0]
12'h00	[31:16] – Number of matrix A rows, [15:0] – Number of matrix A columns
12'h01	A <sub>1</sub>
12'h02	A <sub>2</sub>
.	.
.	.
12'h08	A <sub>8</sub>

SRAM B: Address	SRAM B: Content [31:0]
12'h00	[31:16] – Number of matrix B rows, [15:0] – Number of matrix B columns
12'h01	B <sub>1</sub>
12'h02	B <sub>2</sub>
.	.
.	.
12'h10	B <sub>16</sub>


SRAM Result: Address	SRAM Result: Content [31:0]
12'h00	C <sub>1</sub>
12'h01	C <sub>2</sub>
.	.
.	.
12'h07	C <sub>8</sub>

### SRAM:



**Fig 3.** SRAM interface ports

The SRAM is word addressable and has a one cycle delay between address and data. When writing to the SRAM, you would have to set the "write\_enable" to high. The SRAM will write the data in the next cycle. "read\_write\_select" is not used for this implementation.



**Fig 4.** SRAM timing behavior

As shown in the Fig 4, since "write\_enable" is set to low when A5 and D5 is on the write bus, D5 will not be written to the SRAM.

Note that the SRAM cannot handle consecutive read after write (RAW) to the same address (shown as A11 and D11 in the timing diagram). You would have to either manage the timing of your access, or write the data forwarding mechanism yourself. As long as the read and write address are different, the request can be pipelined.

### **Important Notes:**

1. This mini-project is designed to help you get a start on the project.
2. Please read the README and look at the dut.sv file to understand how to build the floating-point units.
3. Since you need to incorporate DesignWare the Questa versions of ModelSim won't work and needs to be connected to Grendel servers to access the libraries.
4. Design should not have any major/minor synthesis errors pointed out in the Standard Class Tutorial (Appendix C). This includes but not limited to latches, wired-OR, combination feedback, etc.

Design, verify, synthesize a module that meets these specifications. **Use at least one coding feature unique to System Verilog.**

**Submission Instruction:**

- **Project Verilog and synthesis files.** Submitted electronically on the date indicated in the class schedule. Please turn in the following:
  - All Verilog files AS ONE FILE
  - Zipped modelsim simulation results file showing correct functionality. Logs from 'mini\_proj/run/logs/\*.log'
  - Synopsys view\_command.log file from complete synthesis run
- **Project Report.** Complete report to be turned in electronically with project files. It must follow the format attached. There is a 10% penalty for not following the format.

[50 points]

**Report First Page. Must match this format (Title) – attach other pages as needed**

StudentID. Name:

Delay (ns to run provided  
example).

Clock period:

# cycles”:

Area: ( $\mu\text{m}^2$ )

Logic:

Memory: N/A

$1/(\text{delay.area})$  ( $\text{ns}^{-1}.\mu\text{m}^{-2}$ ) :

**FSM Diagram:**

## Grading Rubric

Element	Standard	Grade
Report	FSM Diagram; simulation/synthesis details.	<b>10/10</b>
Missing one of the elements above	<b>5/10</b>	
Deficient in all elements above	<b>0/10</b>	
Code	Looks correct in grammar and matches drawing; runs correctly on provided data set.	<b>20/20</b>
Missing one of the elements above	<b>10/20</b>	
Deficient in all elements above	<b>0/20</b>	
Mystery run	Mystery data set runs correctly.	<b>10/10</b>
Shows incorrect behavior	<b>0/10</b>	
Timing	Meets setup and hold	<b>5/5</b>
Meets only one	<b>3/5</b>	
Does not meet either setup or hold	<b>0/5</b>	
Area	Reported	<b>5/5</b>
Not reported	<b>0/5</b>	
Total	<b>Out of 50</b>	