Saturday, October 5, 2024


8:46 PM

Tung Cotas

Concebenction?

Ce .

assign out = 2 + [31], A[31:1]}



Saour (52:07)
Salact
Call [ select [ 2:0]]
Soour (52:07) 162

alway 5 ( ( )? ; f ( ) = N) Y [ N] = 1




FIG ON POOR PAGE

alwys@ (\*)

CUSER (LA,B,CZ) ;

CORE IXX: P dG

CORE DIN: F 1 G

CORE DOI: F ^ G

DATOMIT: N DE

END CORT

Z. lay [7:0] k;
leg parity;

Parity = A [0]


always @ (posedge clk

for (1=1; i <= 7; i= i+1)

parity = parity ^ A [1]

parity = ~ parity

3,



## y. A sedo

```
// Verilog file for the FSM for the pattern matching engine
module fsm (
  input clock,
                    // 100 MHz clock
  input reset, // resets the FSM
  input start,
                   // starts the search
  input [8:0] match address, // address for the pattern match
  input done flag, // signal from compare module that search is finished
  output reg inc flag, // used to increment the address location
  output reg [8:0] location, // location output for pattern match
  output reg [8:0] outcell // A hash on location
);
// State encoding
parameter s0 = 1'b0;
parameter s1 = 1'b1;
reg current state, next state;
// Synchronous reset and state transition
always @(posedge clock or negedge reset) begin
  if (!reset)
    current_state <= s0;</pre>
  else
    current state <= next state;
```

end

```
// Next state logic and output logic
always @(current state or start or done flag) begin
  // Default values
  next_state = current_state; // remain in current state unless changed
                   // default to no increment
  inc flag = 1'b0;
  case (current_state)
    s0: begin
      if (start) begin
         location = 9'd0; // reset location
         next state = s1; // move to state S1
      end else begin
         inc flag = 1'b0; // remain in state S0
      end
    end
    s1: begin
      if (done flag) begin
         location = match address; // set location to match address
         next state = s0; // move back to state S0
      end else begin
         inc_flag = 1'b1; // continue incrementing location
         next state = s1; // stay in state S1
      end
    end
  endcase
end
// Hash calculation on location
always @(posedge clock) begin
  outcell <= location ^ (location << 1); // example hash, could adjust
end
endmodule
```

\_ \_ \_ \_ \_ \_ \_

## State register size not explicitly defined: The state

register current\_state and next\_state w ere not properly declared, potentially causing issues in state encoding.

Changed the state register declaration to reg current\_state, next\_state; to reg [1:0] current\_state, next\_state;. This ensures proper state encoding.

## Synchronous logic using blocking assignment:

The state transitions were using blocking assignments (=) instead of non-blocking (<=). This can cause issues with timing in FPGA/ASIC designs.

Changed the assignment inside the always block for state transitions to non-blocking assignments (<=).

Location and inc\_flag not initialized properly

**on reset**: The reset logic did not ensure proper initialization of key variables like location and inc\_flag.

Added initialization for location and inc\_flag in the reset block to ensure proper reset behavior.

**Duplicate outcell assignment in separate always blocks**: Two separate always blocks were assigning values to outcell, which is not allowed in Verilog and would cause synthesis issues.

Merged the


two outcell assignments into a single always block. The hash function is computed based on the updated value of location.


Blocking assignment in combinational

**logic**: Combinational logic block that determines the next state and output logic was using blocking assignments (=).

Converted the assignments inside the always block for combinational logic to use non-blocking assignments where appropriate.

5. X: Minx





2.4 ns

