

FAST CMOS 16-BIT TRANSPARENT LATCHES

IDT54/74FCT16373T/AT/CT/ET IDT54/74FCT162373T/AT/CT/ET

FEATURES:

· Common features:

- 0.5 MICRON CMOS Technology
- High-speed, low-power CMOS replacement for ABT functions
- Typical tsk(o) (Output Skew) < 250ps
- Low input and output leakage ≤1μA (max.)
- ESD > 2000V per MIL-STD-883, Method 3015;
 > 200V using machine model (C = 200pF, R = 0)
- Packages include 25 mil pitch SSOP, 19.6 mil pitch TSSOP,15.7 mil pitch TVSOP and 25 mil pitch Cerpack
- Extended commercial range of -40°C to +85°C
- $VCC = 5V \pm 10\%$

• Features for FCT16373T/AT/CT/ET:

- High drive outputs (-32mA IOH, 64mA IOL)
- Power off disable outputs permit "live insertion"
- Typical VolP (Output Ground Bounce) < 1.0V at VCC = 5V, TA = 25°C

Features for FCT162373T/AT/CT/ET:

- Balanced Output Drivers: ±24mA (commercial),
 ±16mA (military)
- Reduced system switching noise
- Typical Volp (Output Ground Bounce) < 0.6V at Vcc = 5V,TA = 25°C


DESCRIPTION:


The FCT16373T/AT/CT/ET and FCT162373T/AT/CT/ET 16-bit transparent D-type latches are built using advanced dual metal CMOS technology. These high-speed, low-power latches are ideal for temporary storage of data. They can be used for implementing memory address latches, I/O ports, and bus drivers. The Output Enable and Latch Enable controls are organized to operate each device as two 8-bit latches, or one 16-bit latch. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

The FCT16373T/AT/CT/ET are ideally suited for driving high-capacitance loads and low-impedance backplanes. The output buffers are designed with power off disable capability to allow "live insertion" of boards when used as backplane drivers.

The FCT162373T/AT/CT/ET have balanced output drive with current limiting resistors. This offers low ground bounce, minimal undershoot, and controlled output fall times—reducing the need for external series terminating resistors. The FCT162373T/AT/CT/ET are plug-in replacements for the FCT16373T/AT/CT/ET and ABT16373 for on-board interface applications.

FUNCTIONAL BLOCK DIAGRAM






The IDT logo is a registered trademark of Integrated Device Technology, Inc.

AUGUST 1996

2543 drw 02

PIN CONFIGURATIONS



PIN DESCRIPTION

Pin Names	Description			
xDx Data Inputs				
xLE Latch Enable Input (Active HIGH)				
xOE Output Enable Input (Active LOW)				
хОх	3-State Outputs			

2543 tbl 01

FUNCTION TABLE⁽¹⁾

	Inputs						
xDx	xLE	xŌĒ	хОх				
Н	Н	L	Н				
L	Н	L	L				
Х	Х	Н	Z				

NOTE:

2543 tbl 02

- 1. H = HIGH voltage level
 - L = LOW voltage level
 - X = Don't care
 - Z = High-impedance

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
VTERM(3)	Terminal Voltage with Respect to	–0.5 to	V
	GND	Vcc +0.5	
Tstg	Storage Temperature	-65 to +150	°C
Іоит	DC Output Current	-60 to +120	mA

NOTES:

2543 lnk 03

- Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. All device terminals except FCT162XXXT Output and I/O terminals.
- 3. Output and I/O terminals for FCT162XXXT.

CAPACITANCE (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
Cin	Input Capacitance	VIN = 0V	3.5	6.0	pF
Соит	Output Capacitance	Vout = 0V	3.5	8.0	рF

NOTE:

2543 lnk 04

^{1.} This parameter is measured at characterization but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: Commercial: TA = -40° C to $+85^{\circ}$ C, VCC = 5.0V \pm 10%; Military: TA = -55° C to $+125^{\circ}$ C, VCC = 5.0V \pm 10%

Symbol	Parameter	Test Cor	nditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
ViH	Input HIGH Level	Guaranteed Logic HIGH	l Level	2.0	_	-	V
VIL	Input LOW Level	Guaranteed Logic LOW	Level	_	_	0.8	٧
IIн	Input HIGH Current (Input pins)(5)	Vcc = Max.	VI = VCC	_	_	±1	μΑ
	Input HIGH Current (I/O pins) ⁽⁵⁾			_	_	±1	
lıL	Input LOW Current (Input pins) ⁽⁵⁾		Vı = GND	_	_	±1	
	Input LOW Current (I/O pins) ⁽⁵⁾			_	_	±1	
lozh	High Impedance Output Current	Vcc = Max.	Vo = 2.7V	_	_	±1	μΑ
lozL	(3-State Output pins) ⁽⁵⁾		Vo = 0.5V	_	_	±1	
Vik	Clamp Diode Voltage	Vcc = Min., IIN = -18m	A	_	-0.7	-1.2	V
los	Short Circuit Current	Vcc = Max., Vo = GND	(3)	-80	-140	-225	mA
VH	Input Hysteresis	-	_		100	_	mV
ICCL ICCH ICCZ	Quiescent Power Supply Current	Vcc = Max., Vin = GND	or Vcc	_	5	500	μА

2543 lnk 05

OUTPUT DRIVE CHARACTERISTICS FOR FCT16373T

Symbol	Parameter	Test Con	nditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
lo	Output Drive Current	Vcc = Max., Vo = 2.5V	(3)	-50	_	-180	mA
Voн	Output HIGH Voltage	Vcc = Min.	Iон = -3mA	2.5	3.5	-	V
		VIN = VIH or VIL	IOH = -12mA MIL. IOH = -15mA COM'L.	2.4	3.5		V
			IOH = -24 mA MIL. IOH = -32 mA COM'L. ⁽⁴⁾	2.0	3.0		V
Vol	Output LOW Voltage	VCC = Min. VIN = VIH or VIL	IOL = 48mA MIL. IOL = 64mA COM'L.		0.2	0.55	V
Ioff	Input/Output Power Off Leakage ⁽⁵⁾	$VCC = 0V$, $VIN or VO \le 4$	4.5V	_	_	±1	μΑ

OUTPUT DRIVE CHARACTERISTICS FOR FCT162373T

2543 lnk 06

Symbol	Parameter	Test Co	Min.	Typ. ⁽²⁾	Max.	Unit	
IODL	Output LOW Current	VCC = 5V, VIN = VIH or	$VCC = 5V$, $VIN = VIH or VIL$, $VOUT = 1.5V^{(3)}$				mA
IODH	Output HIGH Current	Vcc = 5V, Vin = Vih or	VCC = 5V, VIN = VIH or VIL, VOUT = 1.5V ⁽³⁾				mA
Voн	Output HIGH Voltage	Vcc = Min.	IOH = -16mA MIL.	2.4	3.3	_	V
		VIN = VIH or VIL	IOH = -24mA COM'L.				
Vol	Output LOW Voltage	VCC = Min. VIN = VIH or VIL	IOL = 16mA MIL. IOL = 24mA COM'L.	_	0.3	0.55	V

2543 lnk 07 NOTES:

5.7

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- 4. Duration of the condition can not exceed one second.
- 5. The test limit for this parameter is $\pm 5\mu A$ at $T_A = -55^{\circ}C$.

4

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Con	nditions ⁽¹⁾	Min.	Typ.(2)	Max.	Unit
ΔΙCC	Quiescent Power Supply Current TTL Inputs HIGH	$Vcc = Max.$ $Vin = 3.4V^{(3)}$		_	0.5	1.5	mA
ICCD	Dynamic Power Supply Current ⁽⁴⁾	Vcc = Max. Outputs Open xOE = GND One Input Toggling 50% Duty Cycle	VIN = VCC VIN = GND	_	60	100	μΑ/ MHz
Ic	Total Power Supply Current ⁽⁶⁾	Vcc = Max. Outputs Open fi =10MHz	VIN = VCC VIN = GND		0.6	1.5	mA
		50% Duty Cycle xOE = GND xLE = Vcc One Bit Toggling	VIN = 3.4V VIN = GND	_	0.9	2.3	
		Vcc = Max. Outputs Open fi = 2.5MHz	VIN = VCC VIN = GND	_	2.4	4.5 ⁽⁵⁾	
		50% Duty Cycle xOE = GND xLE = Vcc Sixteen Bits Toggling	VIN = 3.4V VIN = GND	_	6.4	16.5 ⁽⁵⁾	

NOTES:

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input (VIN = 3.4V). All other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of the lcc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC
 - $IC = ICC + \Delta ICC DHNT + ICCD (fCPNCP/2 + fiNi)$
 - Icc = Quiescent Current (IccL, IccH and Iccz)
 - Δ Icc = Power Supply Current for a TTL High Input (Vin = 3.4V)
 - DH = Duty Cycle for TTL Inputs High
 - NT = Number of TTL Inputs at DH
 - Icco = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 - fcp = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 - NCP = Number of Clock Inputs at fcP
 - fi = Input Frequency
 - Ni = Number of Inputs at fi

5.7 5

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

			F	CT16373	T/162373	Т	FC	T16373A	T/162373	ΑT	
			Co	m'l.	М	il.	Coi	m'l.	М	il.	
Symbol	Parameter	Condition ⁽¹⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
tPLH tPHL	Propagation Delay xDx to xOx	$C_L = 50pF$ $R_L = 500\Omega$	1.5	8.0	1.5	8.5	1.5	5.2	1.5	5.6	ns
tPLH tPHL	Propagation Delay xLE to xOx		2.0	13.0	2.0	15.0	2.0	8.5	2.0	9.8	ns
tPZH tPZL	Output Enable Time		1.5	12.0	1.5	13.5	1.5	6.5	1.5	7.5	ns
tPHZ tPLZ	Output Disable Time		1.5	7.5	1.5	10.0	1.5	5.5	1.5	6.5	ns
tsu	Set-up Time HIGH or LOW, xDx to xLE		2.0		2.0		2.0	1	2.0	ı	ns
tH	Hold Time HIGH or LOW, xDx to xLE		1.5	1	1.5	1	1.5	1	1.5	1	ns
tw	xLE Pulse Width HIGH		6.0	_	6.0		5.0		6.0	_	ns
tsk(o)	Output Skew ⁽³⁾		_	0.5	_	0.5	_	0.5	_	0.5	ns

			FC	T16373C	T/1623730	СТ	FC	T16373E	T/162373	ΕT	
			Co	m'l.	М	il.	Coi	m'l.	М	il.	
Symbol	Parameter	Condition ⁽¹⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
tPLH tPHL	Propagation Delay xDx to xOx	$C_L = 50pF$ $R_L = 500\Omega$	1.5	4.2	1.5	5.1	1.5	3.4	_		ns
tPLH tPHL	Propagation Delay xLE to xOx		2.0	5.5	2.0	8.0	1.5	3.7	_	1	ns
tPZH tPZL	Output Enable Time		1.5	5.5	1.5	6.3	1.5	4.4	_	1	ns
tPHZ tPLZ	Output Disable Time		1.5	5.0	1.5	5.9	1.5	3.6		1	ns
tsu	Set-up Time HIGH or LOW, xDx to xLE		2.0	_	2.0		1.0		_		ns
tH	Hold Time HIGH or LOW, xDx to xLE		1.5	_	1.5	1	1.0	ı		1	ns
tw	xLE Pulse Width HIGH		5.0	_	6.0	_	3.0(4)	_	_	_	ns
tsk(o)	Output Skew ⁽³⁾		_	0.5	_	0.5	_	0.5	_	_	ns


NOTES:

2543 tbl 09

- 1. See test circuit and waveforms.
- Minimum limits are guaranteed but not tested on Propagation Delays.
 Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
- 4. This limit is guaranteed but not tested.

5.7 6

TEST CIRCUITS AND WAVEFORMS TEST CIRCUITS FOR ALL OUTPUTS



SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open


DEFINITIONS:

2543 lnk 10


C_L= Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to Zout of the Pulse Generator.


SET-UP, HOLD AND RELEASE TIMES




PULSE WIDTH



PROPAGATION DELAY




ENABLE AND DISABLE TIMES



NOTES:

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
- 2. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; tF ≤ 2.5ns; tR ≤ 2.5ns

ORDERING INFORMATION



2543 drw 10