Programming GPUs with CUDA Day 2

Slides: http://www.sharcnet.ca/~syam/CUDA2.pdf

Sergey Mashchenko SHARCNET syam@sharcnet.ca

Summer School on High Performance Computing University of Toronto, June 11 – June 15, 2018

Outline

- Preliminary remarks
- C language extensions
- Graham GPUs, P100
- CUDA code optimization



Quiz 1

Link: http://www.socrative.com

Room: CUDADAY2





Kernels (one block)

```
// Kernel definition
  _global___ <mark>void</mark> VecAdd (float* d_A, float* d_B, float* d_C)
int i = threadIdx.x;
d_C[i] = d_A[i] + d_B[i];
int main()
// Kernel invocation with N threads
VecAdd <<<1, N>>> (d_A, d_B, d_C);
                                                                   Pointers to
                                                                   device
                                                                   addresses!
```



Kernels (multi-block)

```
// Kernel definition
  _global___ void VecAdd (float* d_A, float* d_B, float* d_C)
int i = threadIdx.x + blockDim.x * blockIdx.x;
d_C[i] = d_A[i] + d_B[i];
int main()
// M blocks with N threads each:
VecAdd <<<M, N>>> (d_A, d_B, d_C);
```



Static global device arrays



Dynamic global device arrays

```
// Host code:
// Host array allocation (often cudaHostAlloc() is a better way):
size_t size = N * sizeof(float);
float* h_A = (float*) malloc (size);
// Device array allocation:
float* d A:
cudaMalloc(&d_A, size);
// Host to device copying:
cudaMemcpy (d_A, h_A, size, cudaMemcpyHostToDevice);
// Device to host copying:
cudaMemcpy (h_A, d_A, size, cudaMemcpyDeviceToHost);
```



Device functions

```
// Device code
// Function:
  _device___ double my_function (double x)
double f;
return f;
// Kernel:
  _global___ void my_kernel ();
double f1, x1;
f1 = my\_function(x1);
```



Shared memory

- Can be much faster than global (device) memory
- Shared across the threads in a single block
- The amount is very limited, so it is often a limiting factor for CUDA optimization
- Typically statically defined

```
// Device code
__shared__ double A_loc[BLOCK_SIZE];
```



- Execution synchronization on device
 - Can only be done within a single block.
 - As a result, only up to 1024 (usually between 64 and 256) threads can be synchronized.
 - Used when a data dependence exists between different parts of a kernel

```
// Device code
__syncthreads();
```



- Execution synchronization on device
 - Handling a data dependence between different parts of a kernel

```
// Kernel code
__shared__ float A[BLOCK_SIZE];

// Initializing all threads in a block:
A[threadIdx.x] = 1;

// This is needed as the previous section is executed by sequential groups of
// 32 (warp size) threads, in an undetermined order
__syncthreads();

// A primitive example of a data dependence:
if (threadIdx.x == 0)
    for (i=0; i < BLOCK_SIZE; i++)
        sum = sum + A[i];</pre>
```

- Synchronization between host and device
 - Kernel calls and some CUDA memory operations are executed asynchronously on host
 - But in some cases you need host-device synchronization, e.g. before using a host timer, for profiling:

// Host code

CudaDeviceSynchronize ();

- Synchronization between host and device
 - Example: when profiling the code

```
// Host code
struct timeval tdr0, tdr1;

gettimeofday (&tdr0, NULL);

my_kernel <<<M, N>>> ();

// Without synchronization, tdr1-tdr0 will not measure time spent inside the kernel
// (it will be much smaller):
CudaDeviceSynchronize ();
gettimeofday (&tdr1, NULL);
```

Quiz 2

Link: http://www.socrative.com

Room: CUDADAY2




- Reductions in CUDA
 - Reductions: min/max, average, sum, ...
 - Can be a significant bottleneck for the performance, because it breaks pure data parallelism.
 - There is no perfect way to do reductions in CUDA.
 The two commonly used approaches (each with its own set of constraints) are
 - Binary reductions
 - Atomic reductions



- Binary reductions
 - The most universal type of reductions (e.g., the only way to do floating point min or max)
 - Even when using single precision (which is faster than double precision), binary summation will be more accurate than atomic summation, because it employs more accurate pairwise summation.
 - Usually the more efficient way to do reductions: time scales as log₂(N) as long as there are enough of free GPU cores.



Binary reduction





- Binary reductions
 - But: typically relies on (very limited) shared memory placing constraints on how many reductions per kernel one can do
 - Relies on thread synchronization, which can only be done within a single block – places constraints on how many threads can participate in a binary reduction (usually 64 ... 256; maximum 1024)
 - For a large number of data elements (>1024), this leads to the need to do multi-level binary reductions, with storing the intermediate data in device memory; this can reduce the performance
 - Can be less efficient for small number of data elements (<64)
 - Significantly complicates the code



• Examples: binary summation with the number of elements being a power of two. The result is in sum[0].

```
shared double sum[BLOCK SIZE];
  _syncthreads(); // To make sure all sum[] elements were initialized
int nTotalThreads = blockDim.x; // Total number of active threads;
// only the first half of the threads will be active.
while(nTotalThreads > 1)
 int halfPoint = nTotalThreads / 2; // Number of active threads
 if (threadIdx.x < halfPoint)
  int thread2 = threadIdx.x + halfPoint; // the second element index
  sum[threadIdx.x] += sum[thread2]; // Pairwise summation
   syncthreads();
 nTotalThreads = halfPoint; // Reducing the binary tree size by two
// The result is in sum[0]
```



• Examples: binary min/max with the number of elements being a power of two.

```
shared double min[BLOCK_SIZE];
  syncthreads(); // To make sure all min[] elements were initialized
int nTotalThreads = blockDim.x;
while(nTotalThreads > 1)
 int halfPoint = nTotalThreads / 2; // Number of active threads
 if (threadIdx.x < halfPoint) {
  int thread2 = threadIdx.x + halfPoint; // the second element index</pre>
  double temp = min[thread2];
if (temp < min[threadIdx.x])</pre>
     \min[threadIdx.x] = temp;
    syncthreads();
 nTotalThreads = halfPoint; // Reducing the binary tree size by two
// The result is in min[0]}
```



Examples: multiple binary reductions.

```
_shared__ double min[BLOCK_SIZE], sum[BLOCK_SIZE];
  syncthreads(); // To make sure all array elements were initialized
int nTotalThreads = blockDim.x;
while(nTotalThreads > 1)
 int halfPoint = nTotalThreads / 2; // Number of active threads
 if (threadIdx.x < halfPoint) {
  int thread2 = threadIdx.x + halfPoint;</pre>
  sum[threadIdx.x] += sum[thread2]; // First reduction
  double temp = min[thread2];
  if (temp < min[threadIdx.x])</pre>
    min[threadIdx.x] = temp; // Second reduction
    syncthreads();
 nTotalThreads = halfPoint; // Reducing the binary tree size by two
// The result is in sum[0], min[0]
```



• Examples: two-level binary reduction

```
// Host code
#define BSIZE 1024 // Always use a power of two; can be 32...1024
// Total number of elements to process: 1024 < Ntotal < 1024^2

int Nblocks = (Ntotal+BSIZE-1) / BSIZE;

// Low level (the results should be stored in global device memory):
x_prereduce <<<Nblocks, BSIZE >>> ();

// High level (will read the input from global device memory):
x_reduce <<<1, Nblocks >>> ();
```

• Examples: binary reduction with an arbitrary number of elements (BLOCK_SIZE).

```
shared__ double_sum[BLOCK_SIZE];
  _syncthreads(); // To make sure all sum[] elements were initialized
int nTotalThreads = blockDim_2; // Total number of threads, rounded up to the next power of two
while(nTotalThreads > 1)
 int halfPoint = nTotalThreads / 2; // Number of active threads
 if (threadIdx.x < halfPoint)
  int thread2 = threadIdx.x + halfPoint;
  if (thread2 < blockDim.x) // Skipping the fictitious threads blockDim.x ... blockDim_2-1
    sum[threadIdx.x] += sum[thread2]; // Pairwise summation</pre>
    syncthreads();
 nTotalThreads = halfPoint; // Reducing the binary tree size by two
// The result is in sum[0]
```



- Continued: binary reduction with an arbitrary number of elements.
 - You will have to compute blockDim_2 (blockDim.x rounded up to the next power of two), either on device or on host (and then copy it to device). One could use the following function to compute blockDim_2, valid for 32-bit integers:

```
int NearestPowerOf2 (int n)
{
   if (!n) return n; // (0 == 2^0)

   int x = 1;
   while(x < n)
   {
      x <<= 1;
   }
   return x;
}</pre>
```

Quiz 3

Link: http://www.socrative.com

Room: CUDADAY2



- Atomic reductions
 - Very simple and elegant code
 - Almost no change compared to the serial code
 - A single line code: much better for code development and maintenance
 - No need for multiple intermediate kernels (saves on overheads related to multiple kernel launches)
 - Requires no code changes when dealing with any number of data elements – from 2 to millions
 - Usually more efficient when the number of data elements is small (<64)



- Atomic reductions
 - But: atomic operations are serialized, which usually means much worse performance
 - No atomic functionality for some basic reductions (like floating point min / max)
 - A commonly employed good compromise is to use binary reduction at the lower level, and then use atomic reduction at the higher level.
 - All the above means that to find the right way to carry out a reduction in CUDA, with the right balance between code readability, efficiency, and accuracy, one often has to try different approaches, and choose the most efficient.



Examples: atomic reductions.

```
// In global device memory:
__device___ float xsum;
__device__ int isum, imax;

// In a kernel:
float x;
int i;
__shared__ imin;
...
atomicAdd (&xsum, x);
atomicAdd (&isum, i);
atomicMax (&imax, i);
atomicMin (&imin, i);
```

- Some other atomic operations:
 - atomicExch, atomicAnd, atomicOr



Binary at the lower level, atomic at the higher level

```
shared___float_sum[BLOCK_SIZE];
// Initialize sum[] array here
  syncthreads(); // To make sure all sum[] elements were initialized
int nTotalThreads = blockDim.x; // Total number of active threads;
// only the first half of the threads will be active.
while(nTotalThreads > 1){
 int halfPoint = nTotalThreads / 2; // Number of active threads
 if (threadIdx.x < halfPoint)
  int thread2 = threadIdx.x + halfPoint; // the second element index
  sum[threadIdx.x] += sum[thread2]; // Pairwise summation
   syncthreads();
 nTotalThreads = halfPoint; // Reducing the binary tree size by two
if (threadIdx.x == 0)
     atomicAdd (&xsum, sum[0]); // Atomic reduction
```

Hands on instructions (salloc)

- \$ ssh user@graham.computecanada.ca
- \$ salloc --time=0-01:00 --ntasks=1 -A coss-wa_gpu --mem=4G --reservation coss-wr_gpu --gres=gpu:1
- \$ cp -r /home/syam/CUDA_day2 ~ (ignore error messages)
- \$ cd CUDA_day2
- \$ module load cuda
- Text editors: vim, emacs, nano . For proper nano syntax highlighting:
 - \$ cp ~syam/.nanorc ~



Hands on instructions (sbatch)

```
$ ssh user@graham.computecanada.ca
$ cp -r /home/syam/CUDA_day2 ~ (ignore error messages)
$ cd CUDA_day2
$ module load cuda
```

Text editors: vim, emacs, nano . For proper nano syntax highlighting:
 \$ cp ~syam/.nanorc ~

```
$ nano jobscript.sh
   #SBATCH --reservation coss-wr_gpu
   #SBATCH --mem=4G
   #SBATCH --time=0-00:10
   #SBATCH --gres=gpu:1
   #SBATCH --ntasks=1
   ./your_code
```

\$ sbatch -A coss-wa_gpu jobscript.sh



Hands on exercise #1

CUDA_day2 / Reduction: implementing hybrid reduction scheme



- Concurrent execution and streams
 - Concurrency (parallel execution) between GPU and CPU is either a default, or easily enabled behaviour
 - Kernel launches are always asynchronous with regards to the host code; one has to use explicit device-host synchronization any time a kernel needs to be synchronized with the host: CudaDeviceSynchronize ()
 - The default behaviour of GPU<->CPU memory copy operations is asynchronous for small transfers (<64kB; only host->device), and synchronous otherwise. But one can enforce any memory copying to be asynchronous by adding Async suffix, e.g.:
 - cudaMemcpyAsync ()
 - cudaMemcpyToSymbolAsync ()
 - For debugging purposes, one can enforce everything to be synchronous by setting the CUDA_LAUNCH_BLOCKING environment variable to 1.



- Concurrent execution and streams
 - Concurrency between different device operations (kernels and/or memory copying) is a completely different story
 - On a hardware level, modern GPUs are capable of running multiple kernels and memory transfers both to and from the device concurrently
 - By default, everything on device is done serially (no concurrency)
 - To make use of the device concurrency features, one has to start using multiple streams in the CUDA code
 - But even with multiple streams, there are some limitations to concurrency on GPU



- Concurrent execution and streams
 - A stream is a sequence of commands (possibly issued by different host threads) that execute in order
 - If stream ID is omitted, it is assumed to be "NULL" (default) stream. For non-default streams, the IDs have to be used explicitly.
 - For concurrent memory copying on GPU, one has to both add the Async suffix and specify the stream ID.

```
mykernel <<<Nblocks, Nthreads, 0, ID>>> ();
cudaMemcpyAsync (d_A, h_A, size, cudaMemcpyHostToDevice, ID);
```

C language extensions

- Concurrent execution and streams
 - Before using, streams have to be created. At the end, they have to be destroyed

```
// Host code
cudaStream_t ID[2];

// Creating streams:
for (int i = 0; i < 2; ++i)
    cudaStreamCreate (&ID[i]);

// These two commands will run concurrently on GPU:
mykernel <<<Nblocks, Nthreads, 0, ID[0]>>> ();
cudaMemcpyAsync (d_A, h_A, size, cudaMemcpyHostToDevice, ID[1]);

// Destroying streams:
for (int i = 0; i < 2; ++i)
    cudaStreamDestroy (ID[i]);</pre>
```



C language extensions

- Concurrent execution and streams
 - Limitations:
 - For memory copying operations to run concurrently with any other device operation (kernel or another memory copying operation), the host memory has to be pagelocked (or pinned; allocated with cudaMallocHost instead of malloc; static variables can be made pinned using cudaHostRegister)
 - Up to 128 kernels can run concurrently (P100)
 - Concurrency on GPU is not guaranteed (e.g., if kernels use too much local resources, they will not run concurrently)



C language extensions

- Concurrent execution and streams
 - Other stream-related commands
 - cudaDeviceSynchronize(): global synchronization (across all the streams and the host);
 - cudaStreamSynchronize (ID): synchronize stream ID with the host;
 - cudaStreamQuery (ID): tests if the stream ID has finished running.

Quiz 4

Link: http://www.socrative.com

Room: CUDADAY2



Graham GPUs, P100



From Fermi to Pascal

- The Monk GPUs are very dated they are of Fermi generation, and since then NVIDIA introduced Kepler, Maxwell, and Pascal GPU architectures.
 - Fermi: 2010
 - Kepler: 2012
 - [Maxwell: 2014]
 - Pascal: 2016
- (Maxwell didn't have any HPC GP
- The new cluster Graham has 320 of HPC Pascal GPUs, P100. (Cedar at Simon Fraser has 584 P100's.)





Evolutionary changes

Specification	Monk	Graham
CUDA cores:	448	3584
SP flops:	1.03 TFlops	9.3 TFlops
Device memory:	5.2 GB	12 GB
Memory bandwidth:	148 GB/s	549 GB/s




Revolutionary changes

- CUDA Dynamic Parallelism (CDP): new hard/software feature allowing for dynamic workload generation on GPU (kernels launched from kernels). Makes GPU much more general purpose computing device. First appeared in Kepler GPUs.
- Hyper-Q: in previous generations, multiple CPU threads could only access the GPU sequentially (one queue); Kepler / Pascal expand that to 32 parallel queues. This should significantly accelerate mixed MPI/CUDA and OpenMP/CUDA codes, without any code modifications. Also great for GPU farming.



Dynamic Parallelism


- Dynamic parallelism (DP) is available in CUDA 5.0 and later on devices of Compute Capability 3.5 or higher (sm_35 for Kepler; sm_60 for Pascal).
- Under DP, an application can launch a coarse-grained kernel which in turn launches finer-grained kernels to do work where needed.





Dynamic Parallelism

DP is perfect for adaptive grid codes and codes with recursion.



DP: simple example


DP allows one to move almost everything to GPU.

```
// On device:
// Second level kernels (multi-threaded):
   _global___ void kernel1 (){}
_global__ void kernel2 (){}
// Top level kernel (single-threaded):
    global__ void main_kernel (){
    if (threadIdx.x == 0) {
// These second level kernels will run sequentially (would need streams for concurrency)
    kernel1<<<Nblocks, Nthreads>>>();
kernel2<<<Nblocks, Nthreads>>>();
// On host:
int main() {
  main_kernel<<<1,1>>>();}
```


Amdahl's Law

 Amdahl's Law states that potential program speedup is defined by the fraction of code (P) that can be parallelized:

speedup =
$$\frac{1}{1 - P}$$







Amdahl's Law (2)


 Introducing the number of processors performing the parallel fraction of work, the relationship can be modeled by:

$$\begin{array}{ccc} speedup & = & \frac{1}{P} \\ \frac{P}{N} + S \end{array}$$

where P = parallel fraction, N = number of processors and <math>S = serial fraction.

Amdahl's Law (3)

 It soon becomes obvious that there are limits to the scalability of parallelism. For example, at P = .50, .90 and .99 (50%, 90% and 99% of the code is parallelizable):



	speedup		
N	P = .50	P = .90	P = .99
10 100 1000 10000	1.82 1.98 1.99 1.99	5.26 9.17 9.91 9.91	9.17 50.25 90.99 99.02



Hyper-Q: why is it important?

- GPUs work well when you saturate them with data-parallel threads.
- Graham GPU has 8 times more cores (so need 8x more threads to get saturated) than the Monk GPU.
- From the Amdahl's law, a code which runs well on Monk will likely perform poorly on Graham.
- Hyper-Q helps to mitigate this, by allowing to share one GPU between different CPU threads.



Live demo of Hyper-Q

- A simple code, primes_HQ, only runs one block of threads per kernel.
- This mimics a realistic code which doesn't have enough of parallelism to saturate a modern GPU.
- Important: Hyper-Q is usually not enabled by default.

Other new features

- Atomic operations improvements:
 - atomicAdd now supports FP64 (integer and float)
 - atomicMin and atomicMax now support INT64
- Half precision (FP16) at twice speed of FP32
- Quantitative improvements:
 - Grid length (1D): 65,535 -> 2e9
 - 32-bit registers per thread: 63 -> 255
 - Concurrent kernels per device: 16 -> 128



Quiz 5

Link: http://www.socrative.com

Room: CUDADAY2





- Converting a code to CUDA can be considered an advanced exercise in code optimization
 - You should start profiling CUDA code from the very beginning, from the first kernel you write
 - You should start the conversion from the most cpuintensive parts of the code
 - You often have to play with different approaches until you get the best performance in a given part of the code
- We will consider a few common optimization strategies



- Kernels: how many?
 - You have to start a new kernel every time there is a global (across multiple blocks) data dependence
 - Example: two-level binary reduction shown previously
 - Another example: you need a separate kernel to initialize variables used to store an atomic reduction result:

```
// In global device memory:
__device___ double d_sum;

// On host:
// Initializing d_sum to zero:
init_sum <<<1, 1>>> ();

// Here d_sum is used to store atomic summation result from multiple blocks
compute_sum <<<Nblocks, BSIZE>>> ();
```



- Kernels: how many?
 - You can try to split a kernel if it uses too many registers (register pressure)
 - It happens e.g. if the kernel has many complex algebraic expressions using lots of parameters
 - Register pressure can be identified when profiling the code with NVIDIA CUDA profilers (e.g., it will manifest itself via low occupancy number)
 - It is very non-intuitive: sometimes the register pressure can be decreased by making the kernel *longer* (presumably, because sometimes adding more lines of code gives CUDA compiler more flexibility to re-arrange register usage across the kernel)



- Kernels: how many?
 - You should end a kernel when there is a devicehost dependence
 - Example:

```
// On host:

kernel1 <<<N, M>>> (d_A);
cudaMemcpy (h_A, d_A, size, cudaMemcpyDeviceToHost);

// Host code dependent on kernel1 results:
library_function1 ();
```



- Kernels: how many?
 - Otherwise, you should try to make kernels as large as possible
 - Because each kernel launch has an overhead, in part because one has to store and then read the intermediate results from a slow (device or host) memory
 - You shouldn't worry that the kernel code won't fit on GPU: modern GPUs have large a limit of 512 million instructions per kernel
 - To improve readability, parts of the kernel can be modularized into device functions



- What should be computed on GPU?
 - You start with the obvious targets: cpu-intensive data-parallel parts of the code
 - What should you do with the leftover code (not data-parallel and/or not very cpu intensive)?
 - If not a lot of data needs to be copied from device to host and vice versa for the leftover code, it may be beneficial to leave these parts of the code on host
 - If on the other hand the leftover code needs an access to a lot of intermediate results from CUDA kernels, then it may be more efficient to move everything to the GPU – even purely serial (single-thread) computations. This way, no intermediate (scratch) data will ever need to leave GPU.



Moving leftover code to GPU

```
// On host:
// First chunk of data-parallel code goes here:
kernel1 <<<N, M>>> ();
// Now it is executed on GPU, serially:
serial computation kernel <<<1, 1>>>();
// Second chunk of data parallel code which depends on
d B:
kernel2 <<<N, M>>>
```

Quiz 6

Link: http://www.socrative.com

Room: CUDADAY2



- Optimizing memory copying between GPU and CPU
 - GPU device memory bandwidth is much (~20x) larger than GPU - host memory bandwidth
 - As a result, minimizing amount of data copied between GPU and CPU should be a high priority
 - One possible solution is described on the previous slide: move to GPU the "leftover" code (even if it poorly performs on GPU) if it helps to cut significantly on GPU-CPU memory copying



- Optimizing memory copying between GPU and CPU
 - Sometimes one can reduce or eliminate the time spent on GPU-CPU data copying if it is done in parallel (asynchronously) with host computations:

```
// On host:

// This memory copying will be asynchronous only in regards to the host code: cudaMemcpyAsync (d_a, h_a, size, cudaMemcpyHostToDevice, 0);

// This host code will be executed in parallel with memory copying host_computation ();
```


- Optimizing memory copying between GPU and CPU
 - One can also run memory transfer operation concurrently with another (opposite direction) memory transfer operation, or a kernel. For that, one has to create and use streams.
 - Only works with pinned host memory

```
// This memory copying will be asynchronous in regards to the host and stream ID[1]: cudaMemcpyAsync (d_a, h_a, size, cudaMemcpyHostToDevice, ID[0]);


// The kernel doesn't need d_a, and will run concurrently with the previous line: kernel1 <<<N, M, 0, ID[1]>>> ();
```



- Optimizing memory copying between GPU and CPU
 - Staged concurrent copy and execute



You need two streams for this:





Hands on exercise #2

 CUDA_day2 / Staged: using streams to stage copying and computing



- Optimizing memory copying between GPU and CPU
 - To save on memory copying overheads, one should try to bundle up multiple small transfers into one large one
 - This can be conveniently achieved by creating a single structure, with the individual memory copying arguments becoming elements of the structure

Optimizing memory copying between GPU and CPU

```
// Host code: cudaMemcpyToSymbol (d_A, &h_A, sizeof(h_A), 0, cudaMemcpyHostToDevice); cudaMemcpyToSymbol (d_B, &h_B, sizeof(h_B), 0, cudaMemcpyHostToDevice); cudaMemcpyToSymbol (d_C, &h_C, sizeof(h_C), 0, cudaMemcpyHostToDevice);
```




```
// Header file:
struct my_struc {
  double A[1000];
  double B[2000];
  int C[1000];
};
__device___ struct my_struc d_struc;
struct my_struc h_struc;
// Host code:
cudaMemcpyToSymbol (d_struc, &h_struc, sizeof(h_struc), 0, cudaMemcpyHostToDevice);
```

- Optimizing memory copying between GPU and CPU
 - If you use dynamic memory allocation on host, you can usually accelerate copying to/from the device by using cudaMallocHost instead of malloc.
 - This will force the compiler to use page-locked memory for host allocations, which has much higher bandwidth to the device
 - Use this sparingly, as the performance can actually degrade when not enough of system memory is available for paging

```
// Host code:
float *h_A;
cudaMallocHost (&h_A, N*sizeof(float));
```



- Optimizing memory access on GPU
 - Memory spaces on GPU






- Optimizing memory access on GPU
 - Registers <-> "Local" memory are not under your direct control, making it harder to optimize
 - Global and shared memory, on the other hand, are under direct programmer's control, so they are easier to optimize.
 - Main strategies for optimization:
 - Global memory: coalescence of memory accesses
 - Shared memory: minimizing bank conflicts




- Optimizing memory access on GPU
 - Global memory: coalescence of memory accesses
 - Global memory loads and stores by threads of a warp are coalesced by the device into as few as one transaction when certain access requirements are met
 - By default, all accesses are cached through L1 as 128-byte lines
 - Coalescence is the best when accessing flat arrays (unit stride) consecutively.






- Optimizing memory access on GPU
 - Global memory: coalescence of memory accesses
 - Misaligned access degrades the performance, but not dramatically






- Optimizing memory access on GPU
 - Global memory: coalescence of memory accesses
 - Non-unit stride access (e.g. multi-D arrays), on the other hand, degrades the performance very rapidly, as the stride increases from 2 to 32:





- Optimizing memory access on GPU
 - Global memory: coalescence of memory accesses
 - Any kind of non-sequential memory access (not just stride>1) is bad*





- Optimizing memory access on GPU
 - Global memory: coalescence of memory accesses
 - The strategy with multi-D arrays is to either
 - flatten them yourself (the only way if >3 dimensions), or
 - use special CUDA functions cudaMallocPitch() and cudaMalloc3D() to allocate properly aligned 2D and 3D arrays, respectively, or
 - at the very least, convert row-major arrays to column-major ones



Optimizing memory access on GPU

```
// Using cudaMallocPitch, 2D case
// Host code
int width = 64, height = 64;
float* devPtr:
size_t pitch;
cudaMallocPitch (&devPtr, &pitch, width * sizeof(float), height);
MyKernel <<<64, 64>>> (devPtr, pitch);
// Device code
  _global___ void MyKernel (float* devPtr, size_t pitch)
 int ix = blockIdx.x;
 int iv = threadIdx.x;
 float* row = (float*)((char*)devPtr + ix * pitch);
 float element = row[iy]; // Coalesced access
```



Optimizing memory access on GPU

```
// Flattened, good for any D; individual dimensions can be arbitrary
// On device:
#define N TOTAL N1*N2*N3*N4
   _device__ float d_A[N_TOTAL];
__global__ void mykernel (){
int i = threadIdx.x + blockDim.x * blockIdx.x;
if (i < N_TOTAL) {
    d_A[i] = ...
  // You compute individual indexes only if they are needed for the computations: int i1 = i \% N1; int m = i / N1;
   int i2 = m \% N2; m = m / N2;
   int i3 = m \% N3;
   int i4 = m / N3;
// On host:
int Nblocks = (N_TOTAL + BLOCK_SIZE - 1) / BLOCK_SIZE; mykernel <<<Nblocks, BLOCK_SIZE>>> ();
```



- Optimizing memory access on GPU
 - Global memory: coalescence of memory accesses
 - If you have to use non-flattened static multi-D arrays, transpose them to "column-major" if they are "row-major":

```
// Row-major (non coalesced)

float A[N][30];

...

A[threadIdx.x][0]=...;

A[threadIdx.x][1]=...;

// Column-major (coalesced)

float A[30][N];

...

A[0][threadIdx.x]=...;

A[1][threadIdx.x]=...;
```

- Optimizing memory access on GPU
 - Global memory: coalescence of memory accesses
 - For the same reason, use structures of arrays instead of arrays of structures (the latter results in a memory access with a large stride)

```
// Array of structures behaves like row major accesses (non coalesced)
struct Point { double x; double y; double z; double w; } A[N];
...
A[threadIdx.x].x = ...
```



```
// Structure of arrays behaves like column major accesses (coalesced)
struct PointList { double *x; double *y; double *z; double *w; } A;
...
A.x[threadIdx.x] = ...
```

Quiz 7

Link: http://www.socrative.com

Room: CUDADAY2



- Optimizing memory access on GPU
 - Using shared memory to optimize access to global memory
 - Shared memory is much faster than global memory; also, access to shared memory doesn't need to be coalesced
 - Shared memory can be viewed as a "user-managed cache for global memory"
 - One can store in shared memory frequently used global data
 - One can use shared memory to make reading data from global memory coalesced

Optimizing memory access on GPU

```
// Straightforward and inefficient way

__global___ void simpleMultiply(float *a, float* b, float *c, int
N)
{
  int row = blockIdx.y * blockDim.y + threadIdx.y;
  int col = blockIdx.x * blockDim.x + threadIdx.x;
  float sum = 0.0f;
  for (int i = 0; i < TILE_DIM; i++) {
    sum += a[row*TILE_DIM+i] * b[i*N+col];
  }
  c[row*N+col] = sum;
}</pre>
```

```
// Using shared memory to both store frequently used global
// data and to make the access coalesced – 2.3x faster on K20
  _global___ void sharedABMultiply(float *a, float* b, float *c, int
    _shared__ float aTile[TILE_DIM][TILE_DIM],
bTile[TILE_DIM][TILE_DIM];
 int row = blockIdx.y * blockDim.y + threadIdx.y;
 int col = blockIdx.x * blockDim.x + threadIdx.x:
  float sum = 0.0f:
  aTile[threadIdx.y][threadIdx.x] =
    a[row*TILE DIM+threadIdx.x];
  bTile[threadIdx.y][threadIdx.x] = b[threadIdx.v*N+col]:
    syncthreads();
 for (int i = 0; i < TILE_DIM; i++) {
    sum += aTile[threadIdx.y][i]* bTile[i][threadIdx.x];
 c[row*N+col] = sum;
```



- Optimizing memory access on GPU
 - Shared memory: minimizing bank conflicts
 - Shared memory has 32 banks that are organized such that successive 32-bit words are assigned to successive banks
 - A bank conflict only occurs if two or more threads access the same bank

```
// No bank conflicts for 32-bit data is when the stride is odd (s = 1, 3, ...)
    __shared__ float shared[BLOCK_SIZE];
float data = shared[BaseIndex + s * threadIdx.x];

// No bank conflicts for 64-bit data:
    __shared__ double shared[BLOCK_SIZE];
double data = shared[BaseIndex + threadIdx.x];
```



- Minimizing warp divergence
 - The smallest independent execution unit in CUDA is a warp (a group of 32 consecutive threads in a block)
 - Within a warp, execution is synchronous (that is, warp acts as a 32-way vector processor)
 - Any flow control instruction (if, switch, do, for, while) acting on individual threads within a warp will result in warp divergence (with the different execution paths serialized), resulting in poor performance
 - Warp divergence minimization is hence an important CUDA optimization step

- Minimizing warp divergence
 - Ideally, controlling conditions should be identical within a warp:

```
// On device:
    __global___ void MyKernel()
{
    int i = threadIdx.x + blockDim.x * blockIdx.x;
    int warp_index = i / warpSize; // Remains constant within a warp

if (d_A[warp_index] == 0) // Identical execution path within a warp (no divergence)
    do_one_thing(i);
else
    do_another_thing(i);
}
```

- Minimizing warp divergence
 - As warps can't span thread blocks, conditions which are only a function of block indexes result in nondivergent warps

```
// On device:
__global__ void MyKernel()
{
  int i = threadIdx.x + blockDim.x * blockIdx.x;

if (d_A[blockIdx.x] == 0) // No divergence, since warps can't span thread blocks
  do_one_thing(i);
else
  do_another_thing(i);
}
```

- Minimizing warp divergence
 - More generally, making a condition to span at least a few consecutive warps results in acceptably low level of warp divergences (even when the condition is not always aligned with warp boundaries)

```
// On device:
__global___ void MyKernel ()
{
  int i = threadIdx.x + blockDim.x * blockIdx.x;
  int cond_index = i / N_CONDITION; // Is okay if N_CONDITION >~ 5*warpSize

if (d_A[cond_index] == 0) // Only a fraction of warps will have divergences
  do_one_thing (i);
  else
   do_another_thing (i);
}
```



- Accuracy versus speed
 - Situation with double precision speed in CUDA improved dramatically in the recent years, but it is still slower than single precision
 - The ratio was 1:8 for capability 1.3 (old cluster angel)
 - The newer cluster monk (capability 2.0) has the ratio 1:2
 - But newest NVIDIA GPUs seem to be moving in the "wrong" direction (1:3 for K20; 1:32 for Maxwell; back to 1:2 for Pascal)
 - Use double precision only where it is absolutely necessary



- Optimal CUDA parameters
 - Number of threads per block (BLOCK_SIZE): total range 1...1024; much better if multiples of 32; better still if multiples of 64.
 - Number of threads per multiprocessor: at least 768 for capability 2.x to completely hide read-after-write register latency. That means at least 10,752 threads per kernel for the whole monk GPU. (And probably >43,000 for P100.)
 - Number of blocks in a kernel: at least equal to the number of multiprocessors (≥56 for P100), to keep all multiprocessors busy.



Hands on exercise #3

 CUDA_day2 / Primes: converting a serial code for the largest prime number search to CUDA