

Cheby User Guide

REVISION HISTORY			
NUMBER	DATE	DESCRIPTION	NAME
1.8.dev0	2026-09-30		C

Contents

1	What is Cheby ?	1
2	User Starting Guide	2
2.1	Memory Map Summary	4
2.2	Registers Description	4
2.2.1	Register: control	4
2.2.2	Register: value	5
2.2.3	Register: counter	5
3	Cheby File Format	6
3.1	General Structure	6
3.2	Header	7
3.3	Registers	9
3.3.1	Plain Registers	10
3.3.2	Fields	10
3.4	Blocks	11
3.5	RAMs	12
3.6	Repetition	13
3.7	Submap	14
3.8	Address-space	15
4	Generated HDL	16
4.1	Semantics	16
4.2	AXI4-Lite	16
4.3	Wishbone	17
5	Gena Compatibility	18
6	wbgen Compatibility	19

7	Cheby Command-Line Tool	20
7.1	Generating HDL	20
7.2	Generating EDGE file	20
7.3	Generating C header	20
7.4	Generating documentation	21
7.5	Generating constants file	21
7.6	Generating SILECS file	22
7.7	Generating devicetree	22
7.8	Custom pass	22
7.9	Generating text files	23
8	Extensions	24
8.1	Changelog	24
8.1.1	core	24
8.1.1.1	1.0.0 → 2.0.0	24
8.1.2	x-fesa	24
8.1.2.1	1.0.0 → 2.0.0	24
8.1.3	x-gena	24
8.1.3.1	1.0.0 → 2.0.0	24
8.2	Motivation	24
8.3	x-map-info	24
8.3.1	ident	25
8.3.2	memmap-version	25
8.4	x-gena	25
8.5	x-fesa	25
8.5.1	generate	25
8.5.2	persistence	26
8.5.3	multiplexed	26
8.6	x-driver-edge	26
8.6.1	bus-type	27
8.6.2	schema-version	27
8.6.3	driver-version	27
8.6.4	driver-version-suffix	27
8.6.5	device-info	27
8.6.6	CHILDREN x-driver-edge	27
8.6.7	interrupt-controllers	28
8.7	x-conversions	28
8.8	x-wbgen	28
8.9	x-devicetree	28
8.10	x-interrupts	29
8.11	x-enums	29
8.12	Deprecated extensions	29
8.12.1	x-cern-info	29

A	axi4lite_pkg	30
B	wishbone_pkg	32

Chapter 1

What is Cheby ?

Cheby is both a text description of the interface between hardware and software, and a tool to automatically generate code or documentation from the text files.

In Cheby, the hardware appears to the software as a block of address in the physical memory space. There might be other way to interface hardware and software (for example through a standard serial bus like USB or through a network).

The block of address is named the memory map of the hardware. The memory map is a map between addresses and hardware elements like registers or memories.

The hardware elements supported by Cheby are:

- **Registers.** A register uses one word of memory (usually 32 bits) or two (so 64 bits), and is divided into fields (a group of bit). Some bits of the registers can be unused. The difference between a register and a memory is that hardware has direct access to a register, there are wires between the register and the hardware so as soon as the software writes to a register the hardware 'can' see the new value. A register is usually read-write: the value of the register is defined by the last write (from the software) and the software always reads the last value. A register can also be read-only: the hardware defines the value that is read. It is also possible that a read triggers some changes in the hardware. Finally a register can be write-only, and usually a write triggers an action. In that case, a value read has no meaning.
- **Memories.** A memory is like a RAM memory except that hardware also has access to it (through a second port, hence the name dual port). Memories are used when a certain amount of data has to be transferred or to configure hardware for data transfers (like DMA descriptors). To avoid possible conflicts, memories are usually one direction: the software can read and the hardware can write, or the software can write and the hardware can read.
- **Submap.** A submap is a sub-block of the memory map (an aligned continuous range of address) either defined by an external file or will be available to the hardware designer. Submaps make possible to create a hierarchy of blocks and to create custom blocks.

A fundamental feature of the Cheby text description is non-ambiguity: the memory map is defined by the file and there is only one way to assign addresses to hardware elements.

Once the text file is written it is possible to invoke the cheby tool to generate:

- C headers
- Device drivers
- HDL code
- HTML, Markdown, AsciiDoc, reStructuredText and LaTeX documentation

The automatic generation of these files avoid a tedious work and ensure coherency between them.

Chapter 2

User Starting Guide

Let's work on a very simple design: a counter. The hardware increments a counter every cycle until it reaches a maximal value, then it starts again from 0.

As a designer, you have to implement the counter but you can use Cheby to generate the interface. The counter needs:

- A one bit register to enable/disable it.
- A 32-bit register containing the maximal value
- A 32-bit register with the current value.

In this user starting guide only the `cheby` command line tool is used, and the input file is created by any text editor.

Let's assume the design uses the wishbone bus, and create a Cheby file that describes the above elements.

```
memory-map:
  bus: wb-32-be
  name: counter
  description: A simple example of a counter
  children:
    - reg:
      name: control
      comment: Counter control
      description: This register controls the counter activity.
      width: 32
      access: rw
      children:
        - field:
            name: enable
            comment: Set to enable the counter
            description: >
              If the bit is set, the counter is running.

              If the bit is cleared, the counter is frozen.
            range: 0
    - reg:
      name: value
      description: Maximum value of the counter
      width: 32
      access: rw
    - reg:
      name: counter
      description: Current value of the counter
      width: 32
      access: ro
```

The description of the file format is documented later in this guide.

For the hardware designer, cheby can generate the hardware interface: for VHDL this is an entity and its associated architecture and for Verilog this is a module. The hardware interface contains the wishbone bus, the registers described in the file, the decoding logic, and ports for the registers.

To generate VHDL:

```
cheby --gen-hdl=counter.vhdl -i counter.cheby
```

Here is the entity part generated by the tool:

```
entity counter is
  port (
    rst_n_i          : in    std_logic;
    clk_i            : in    std_logic;
    wb_cyc_i         : in    std_logic;
    wb_stb_i         : in    std_logic;
    wb_adr_i         : in    std_logic_vector(3 downto 2);
    wb_sel_i         : in    std_logic_vector(3 downto 0);
    wb_we_i          : in    std_logic;
    wb_dat_i         : in    std_logic_vector(31 downto 0);
    wb_ack_o         : out   std_logic;
    wb_err_o         : out   std_logic;
    wb_rty_o         : out   std_logic;
    wb_stall_o       : out   std_logic;
    wb_dat_o         : out   std_logic_vector(31 downto 0);

    -- Counter control
    -- Set to enable the counter
    control_enable_o : out   std_logic;

    -- REG value
    value_o          : out   std_logic_vector(31 downto 0);

    -- REG counter
    counter_i        : in    std_logic_vector(31 downto 0)
  );
end counter;
```

You can see the wishbone ports and the ports for the counter.

As an hardware designer, you have to write the HDL code for the counter logic. The enable and maximum value are given by the interface, and you should give the current value.

Because the interface is defined (and hopefully well documented), it is also possible for the software developer to start the software part. The SW developer needs to program the register and therefore to know the register map. So let's generate the corresponding C header:

```
#ifndef __CHEBY_COUNTER_H__
#define __CHEBY_COUNTER_H__

#define COUNTER_SIZE 12 /* 0xc */

/* Counter control */
#define COUNTER_CONTROL 0x0UL
#define COUNTER_CONTROL_ENABLE 0x1UL
#define COUNTER_CONTROL_ENABLE_MASK 0x1UL
#define COUNTER_CONTROL_ENABLE_SHIFT 0

/* REG value */
#define COUNTER_VALUE 0x4UL
```

```

/* REG counter */
#define COUNTER_COUNTER 0x8UL

#ifndef __ASSEMBLER__
struct counter {
    /* [0x0]: REG (rw) Counter control */
    uint32_t control;

    /* [0x4]: REG (rw) */
    uint32_t value;

    /* [0x8]: REG (ro) */
    uint32_t counter;
};
#endif /* !__ASSEMBLER__ */

#endif /* __CHEBY__COUNTER__H__ */

```

The absolute address of the counter is determined by the instantiation of this module, but you can refer directly to the registers.

In order for the end-user or a developer to have a better view of the design, it is better to read a documentation. A doc can be generated from the description file:

```
cheby --gen-doc=counter.html -i counter.cheby
```

For our example, the generated doc is:

2.1 Memory Map Summary

A simple example of a counter

HW address	Type	Name	HDL Name
0x0	REG	control	control
0x4	REG	value	value
0x8	REG	counter	counter

2.2 Registers Description

2.2.1 Register: control

HW Prefix	control
HW Address	0x0
C Prefix	control
C Block Offset	0x0
Access	read/write

Counter control

This register controls the counter activity.

31	30	29	28	27	26	25	24
-	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	-

enable

If the bit is set, the counter is running.

2.2.2 Register: value

Maximum value of the counter

2.2.3 Register: counter

Current value of the counter

31	30	29	28	27	26	25	24
counter[31:24]							
23	22	21	20	19	18	17	16
counter[23:16]							
15	14	13	12	11	10	9	8
counter[15:8]							
7	6	5	4	3	2	1	0
counter[7:0]							

Chapter 3

Cheby File Format

3.1 General Structure

The Cheby file format represent a hierarchy of nodes. A node contains a list of attribute and children. An attribute is designated by a name and has a value (a string, a boolean or an integer). The children are nodes, organized as a list.

The Cheby file format described in this manual is based on YAML, so that there is no new format to invent and many text editors have already support for it. However the file extension is usually `.cheby`.

The nodes are `memory-map`, `reg`, `field`, `memory`, `repeat`, `block` and `submap`.

Some attributes are common to all nodes:

- `name`: The name of the node. This is required for all nodes. The name is also used to create HDL or C names in general files.
- `comment`: A short text that explain the purpose. It is copied into the code (as a comment). This attribute is not required but it is recommended to always provide it.
- `description`: A longer text that explain the purpose in detail. It is copied into the generated documentation. Newlines are honored according to the YAML specification. In regular strings, you can add an empty line to generate a newline. Alternatively, you can also explicitly add them in double-quoted strings, e.g. `description: "line1 \n line2"`.
- `children`: For nodes that have children, this is a list of the children.
- `address`: An optional byte address relative to the parent. The address must be correctly aligned. If not provided or if the value is `next`, then the address is computed using the previous one and the alignment. It is possible to go backward by providing explicit address (e.g.: the first child has address 4 and the second one has address 0), but this is not recommended and be a source of errors (in particular with automatic addresses that are always computed from the previous node). Overlapping addresses are detected by the tools.
- `x-NAME`: Extensions for tool or feature NAME. The Cheby file format is extensible so that new tools can be easily created without backward compatibility issues.
- `x-hdl`: Extensions for hdl generation.
- `x-gena`: Extensions for Gena compatibility.
- `x-wbgen`: Extensions for wbgen compatibility.

More extensions and their arguments are documented in a dedicated chapter below.

3.2 Header

A cheby file is an associative array named `memory-map`. The only purpose of this name is to easily refuse a random YAML file.

The `bus` attribute specifies which bus will be used to interface the CPU with the HW module. It can be:

- `apb-32`: APB bus with 32 bit of data
- `avalon-lite-32`: AVALON bus with 32 bit of data
- `axi4-lite-32`: AIX4 lite bus with 32 bit of data
- `cern-be-vme-SZ`: CERN VME-like bus using `SZ` data bit. `SZ` can be 8, 16 or 32.
- `cern-be-vme-split-SZ`: CERN vme-like bus with split read and write address lines
- `wb-32-be`: non-pipelined wishbone with 32 bit of data using the big-endian convention
- `wb-16`, `wb-32`: non-pipelined wishbone using 16 or 32 bit of data and big-endian convention by default
- `simple-32`: a simple bus (with 32 bit of data) based on strobe and ack pulses.
- `sram`: an even simpler bus (with 32 bit of data) without ack signal so data is expected on the next clock tick. As such, it can **not** be used as a `bus` but only as an `interface` for RAM or Submap elements.

The attribute `word-endian` can be used to specify the word endianness (how multi-word registers are laid out in memory). It is optional, and the default is set according to the bus: `big` by default for `wb-32-be` and `cern-be-vme`, `little` for `apb-32`, `axi4-lite-32`, `simple-32` and `avalon-lite-32`. It is possible to use `none` to disallow any multi-word registers, and thus having also a portable memory map.

If you need to reserve area in a module, you can use the `size` attribute to specify the size (in bytes) of the memory space used by the module. The suffixes `k`, `M` and `G` are allowed.

It is possible to specify a semantic version using the `version` attribute. The version consists of 3 numbers between 0 and 255 separated by a dot. The version appears in generated files. Note that `memory-map/version` **is now deprecated**, use `x-map-info/memmap-version` instead - see lower.

The following attributes under `x-hdl` are supported:

busgroup

Use an input and an output record (in vhdl) for the bus. The value is a boolean.

iogroup

Use an input and and output record (in vhdl) for the I/O. This will also generate a package to declare the records. The value of this attribute is the name of the port.

iogroup-flatten

When set to `false` on a block or repeat that also has an `iogroup` attribute, the signals are grouped into a nested VHDL record instead of being merged into the parent interface. This allows hierarchical access such as `top_regs_o.sub_regs.field`. The default is `true`. Only supported for VHDL; ignored for Verilog and SystemVerilog.

repeat-idx-separator

For `repeat` nodes, sets the string used between the repeat name and the expanded index when generating names. The default is `_`. Set it to an empty string (`" "`) to disable the separator. Any other string value can be used as a custom separator.

repeat-indexing

When set to `true` on a `repeat` node, the repeat children are accessed using array indexing instead of flat expanded names. In VHDL this generates an array of records accessed as `arr(0).field`; in Verilog and SystemVerilog it generates an interface array accessed as `arr[0].field`. The default is `false`. Can be combined with `iogroup` and `iogroup-flatten` for nested record arrays.

reg-prefix

If false, discard register prefix and every prefix before register. So only the name of the field is kept. This creates shorter names. This attribute is inherited.

block-prefix

If false, discard block prefix, in order to create shorter names. This attribute is inherited.

name-prefix

If false on a block, repeat or submap, the node's own name is excluded from the prefix used to generate HDL identifiers and documentation names for its descendants. Unlike `block-prefix`, this attribute is **not** inherited: it only affects the single node where it is set. This is useful when a block exists purely for address grouping and its name should not appear in the generated signal names.

pipeline

Finely define the pipelining. In case of timing closure issues, you can set this value to "all". Possible values are "rd-in", "rd-out", "wr-in", "wr-out". Values starting with "wr-" act on signals for write commands, while values starting with "rd-" act on signals for read commands. Values finishing with "-in" acts on input signals, while values finishing with "-out" acts on output signals. So for example "wr-in" adds a registers on input signals for write commands. It is possible to use a set of values separated by commas. The default is "wr-in,rd-out". There are also aliases: "wr" is for "wr-in,wr-out", "rd" for "rd-in,rd-out", "in" for "wr-in,rd-in" and "out" for "wr-out,rd-out". Finally it is possible to use "none" not to use any pipelining. The pipelining is a single barrier of registers inserted on an internal bus, which is created from the external bus. Please note, that without correct pipelining of the write request and read response ("wr-in,rd-out"), the `apb-32` interface might complete its write and read request without the access phase and hence, in a single clock cycle only (contrary to the standard's specifications). Also in case of a write request, the updated data might be applied earlier than at the end of the access phase (contrary to the standard's specifications).

name-suffix

The name of the hdl entity or module is by default the name of the memory map. This attribute adds a suffix to those names.

bus-granularity

Specify the granularity of the addresses. If set to `word`, the address bus LSB bits are omitted. So if a word is 4 bytes, the address bus start at bit 2. If set to `byte`, the address bus start at 0 (but those extra bits are ignored). The default is `word` and this option is currently only supported by the `axi4-lite` bus and ignored by the other buses. The purpose of this option is for compatibility with Xilinx Vivado graphical tools.

bus-error

Use the dedicated bus features to signal an error in case of an addressing error, i.e. when accessing an address without corresponding mapping, or an invalid request, i.e. when making a write request to a write-only register. The value is a boolean. By default this option is disabled. Only the following bus interfaces are supported:

- `apb-32`: In case of an error, the APB slave error signal (`PSLVERR`) is asserted as soon as the request is acknowledged (`PREADY` is asserted).
- `axi4-lite-32`: In case of an error, the AXI4 Lite response signal (`BRESP` or `RRESP`) is non-zero returning `SLVERR` (0b10).
- `wb-*`: In case of an error, the request is not acknowledged (`ACK` stays deasserted) but instead an error is returned (`ERR` is asserted).

wmask

Enable the masking of the write data in a write request through the dedicated bus features. The value is a boolean. By default this option is disabled. Only the following bus interfaces are supported:

- `apb-32`: Using the `PSTRB` signal a Byte-wise mask is applied.
- `avalon-lite-32`: Using the `BE` signal a Byte-wise mask is applied.
- `axi4-lite-32`: Using the `WSTRB` signal a Byte-wise mask is applied.
- `wb-*`: Using the `SEL` signal a Byte-wise mask is applied.

lock-port

Adds a single-bit input port to the interface used as a lock indication. If asserted, all registers and fields with a `lock` attribute cannot be written to and their value remains constant or changes to a predefined value.

bus-attribute

Specify here 'Xilinx' in order to add dedicated X_INTERFACE_INFO port attributes to the bus signals, which can help for bus recognition by Xilinx/AMD IP Integrator tool.

3.3 Registers

A register uses one (usual case) or two (for 64-bit registers) words address. It can be directly read or written by the CPU and each used bit or group of bits generates a port.

The access mode is defined from the point of view of the software. It slightly change the generated hardware:

- **rw** (read/write): This generates flip-flops whose value is directly available to the hardware. The software can write to modify the value or read the get the current value. The hardware cannot change the value.
- **wo** (write-only): Like **rw**, but the software cannot read the current value.
- **ro** (read-only): This creates no hardware but just a port. The software can read the current value of the port, and cannot modify it.

The size (in bits) of the register can be specified by the **width** attribute. The size can be larger than a word (but then you have to consider word endianness issues).

It is possible to have fields in a register. A field is a group of consecutive bits and has a name.

If there is no field, this is a plain register.

The following attributes under **x-hdl** are supported:

write-strobe

True to generate an additional signal that is asserted when the register is written by the host. The name of the signal is '_wr_o' appended to the name of the register. The strobe signal is asserted for one cycle when a write request for this register is detected.

read-strobe

True to generate an additional signal that is asserted when the register is read by the host. The name of the signal is '_rd_o' appended to the name of the register. The strobe signal is asserted for one cycle.

write-ack

True to generate an additional signal for the write ack. The user must assert this signal for one cycle to acknowledge the write. It doesn't make sense to have this signal without the write strobe signal. The name of the signal is '_wack_i' appended to the name of the register.

read-ack

True to generate an additional signal for the read ack. The user must assert this signal for one cycle to acknowledge the read. It doesn't make sense to have this signal without the read strobe signal. The name of the signal is '_rack_i' appended to the name of the register.

port

Defines how ports are created and only when there are fields. When set to **reg**, only one port per direction is created using the size of the register. User has to extract the fields from this port. When set to **field** (the default), ports are created for each field.

type

Provide a default value for the **type** attribute of fields. A field can overwrite the value. See fields for the values.

3.3.1 Plain Registers

A plain register has a type, which could be `unsigned` (the default), `signed` or `float`. The type has no impact on the hardware, but changes the software view.

It is possible to define the initial (just after a reset) value of a register using the `preset` attribute. It is also possible, but not enabled by default, to set the value of the register when the device starts (if supported by your platform) to the `preset` attribute (see `--hdl-preload`).

For 32 bit registers, you can also use the map version (set in the root) as the initial value by giving the value `version` to the `preset` attribute. Bits 0 to 7 are set to the patch level, bits 8 to 15 to the minor version and bits 16 to 23 to the major. You cannot have both `preset` and `constant` attributes.

Using the `constant` attribute, you can also give the value of attributes from the root `x-map-info` mapping. When the `constant` attribute of a register is set to `memmap-version`, the value of the register is set to the value of the `memmap-version`. Likewise for `ident`.

Setting the `lock` attribute to true, a writable register or field can be temporarily locked. While being locked, the register or field maintains its current value and ignores any write requests. Furthermore, while being locked, the output can also be altered to a predetermined value set via `lock-value` attribute. The locking behavior is controlled via an external signal (defined through the `lock-port` attribute on the memory map).

The `type` attribute within `x-hdl` is available and behaves as defined below in the section for fields.

Example of a plain register:

```
- reg:
  name: reg1
  description: a reg without fields
  width: 32
  access: rw
  type: unsigned
  preset: 0x123
```

3.3.2 Fields

There can be several fields in a register, and all of them have the same access right. Bits used by a field are specified by the `range` attribute. The range is a single number if the field is 1 bit, or in the form of `hi-lo` where `lo` is the lowest bit and `hi` is the highest bit. Bits are numbered using the little endian convention.

It is possible to define the initial (reset) value of a field using the `preset` attribute. It is possible to define the value of a field used during an active test using the `test-value` attribute.

It is possible to use a different type than the register type (which acts as the default type). The `float` type is not available for fields. It is however possible to use an enumeration type by using the [x-enums extension](#), where its name must be defined in the root `x-enums` extension. The width of the field must be the same as the width of the enumeration.

The `type` attribute within `x-hdl` is available. It can be set to:

reg

A register is created which can be read or written from the bus. The value of the register is available on the ports. This is the default unless register access type is `ro`.

no-port

A register is created that can be read or written from the bus but has no input or output ports. It can be used like a small memory.

wire

No logic is created. In case of read from the bus, the current value on the input ports is returned. The output ports are directly connected to the data bus. It doesn't make sense not to also have a strobe port for write. A `wire` cannot have a `preset` attribute. This is the default when the access type is `ro`.

const

No output available, the value is a constant, set by the `preset` attribute.

autoclear

Only for outputs. In case of a write from the bus, the value is set on the output ports for only one clock cycle and then cleared.

or-clr, or-clr-out

A register is created, and the current value is or-ed with the input port. The register is cleared on a write (when bits are 1). This allows to capture events. The `or-clr-out` also outputs the resulting signal. This can be particularly useful to implement level-based interrupts. Software developers should be careful when using these registers: they should only clear bits that were read as 1; otherwise they could miss events.

Example of a register with two fields:

```
- reg:
  name: reg0
  description: a normal reg with some fields
  width: 32
  access: rw
  children:
    - field:
      name: field0
      description: 1-bit field
      range: 1
    - field:
      name: field1
      description: a field with a preset value
      range: 10-8
      preset: 2
```

3.4 Blocks

A block is simply a group of elements (registers, rams, submaps or blocks). This is used only to create a hierarchy, but also offers the possibility to specify an address or an alignment.

It is possible to reserve space at the end of a block with the `size` attribute. It specifies the size (in bytes) of the block. The suffixes k, M and G are allowed.

The `block-prefix`, `reg-prefix` and `name-prefix` attributes are available within `x-hdl`, to control name generation. While `block-prefix` and `reg-prefix` are inherited by all descendants, `name-prefix` only affects the single node where it is set: when false, that node's name is removed from the prefix passed to its children.

Example of a block:

```
- block:
  name: block1
  description: A block of registers
  children:
    - reg:
      name: blreg0
      access: wo
      width: 32
```

Example using `name-prefix` to suppress the block name from identifiers:

```
- block:
  name: grouping_blk
  x-hdl:
    name-prefix: false
```

```
x-c-header:
  name-prefix: false
children:
- reg:
  name: ctrl
  access: rw
  width: 32
```

In this example, the generated HDL signal name for the register will be `ctrl` rather than `grouping_blk_ctrl`. With `x-c-header:name-prefix: false`, the C header also omits the block wrapper struct so `ctrl` appears directly in the parent struct. `x-hdl:name-prefix` does not affect C generation; use `x-c-header:name-prefix` for that.

When a child block or repeat declares its own `iogroup` inside a parent that also has one, setting `iogroup-flatten` to `false` generates a nested VHDL record instead of flat signals.

Example of a nested `iogroup`:

```
memory-map:
  bus: wb-32-be
  name: nested_iogroup1
  x-hdl:
    iogroup: regs
  children:
    - reg:
      name: areg
      width: 32
      access: rw
    - block:
      name: blk
      x-hdl:
        iogroup: blk_regs
        iogroup-flatten: false
      children:
        - reg:
          name: breg1
          width: 32
          access: rw
        - reg:
          name: breg2
          width: 32
          access: ro
```

The registers of `blk` are then accessed as `regs_o.blk_regs.breg1` and `regs_o.blk_regs.breg2`.

3.5 RAMs

A RAM is represented by an `memory` element with one register as a child. The total size of the ram is specified by the `memsize` attribute (usually it should be a power of 2) and allows k, M or G suffixes. Instead of the total size, the number of elements can be specified by the `memdepth` attribute. Note that the width of the ram (the number of address lines) is computed from the size of the ram and the size of the register.

Unless the attribute `interface` is present, the memory is automatically instantiated using `cheby_dpssram` (Dual Port Simple SRAM) from [OHWR general-cores](#). Otherwise the attribute specifies the type of `bus`, like for an external submap.

If the `dual-clock` attribute of `x-hdl` is set to `True`, the external memory port is clocked by an external input.

Example of a ram:

```
- memory:
  name: ram_rol
  memsize: 16
```

```

children:
  - reg:
      name: value
      access: rw
      width: 32

```

3.6 Repetition

It is possible to replicate elements using `repeat`. The number of repetitions is set by the `count` attribute.

Be careful that such a repetition can generate a lot of hardware.

Example of a replication:

```

- repeat:
    name: arr1
    count: 2
    children:
      - reg:
          name: areg1
          access: rw
          width: 32

```

For generated names, the separator between the repeat name and the index can be controlled with `x-hdl.repeat-idx-separator` on the repeat node. By default it is `_`; setting `" "` removes the separator.

Examples of generated HDL prefixes for `name: chan`, `count: 2`, and `name: cfg`:

- default separator (`_`): `chan_0_cfg`, `chan_1_cfg`
- no separator (`" "`): `chan0_cfg`, `chan1_cfg`
- custom separator (`"-"`): `chan-0_cfg`, `chan-1_cfg`

Example with separator disabled:

```

- repeat:
    name: chan
    count: 2
    x-hdl:
      repeat-idx-separator: " "
    children:
      - reg:
          name: cfg
          access: rw
          width: 32

```

When `repeat-indexing` is set to `true`, the repeat generates an array that can be indexed rather than expanding each instance with a flat name. In VHDL the access looks like `chan(0).ctrl`; in Verilog/SystemVerilog it becomes `chan[0].ctrl`.

Example with array indexing:

```

- repeat:
    name: chan
    count: 4
    x-hdl:
      iogroup: itf
      iogroup-flatten: false
      repeat-indexing: true
    children:

```

```

- reg:
  name: ctrl
  access: rw
  width: 32
- reg:
  name: status
  access: ro
  width: 32

```

This produces, for instance in VHDL:

```

type t_itf is record
  ctrl   : std_logic_vector(31 downto 0);
  status : std_logic_vector(31 downto 0);
end record;
type t_itf_array is array(natural range <>) of t_itf;
...
chan : t_itf_array(0 to 3);

```

And in Verilog/SystemVerilog:

```

interface t_itf;
  logic [31:0] ctrl;
  logic [31:0] status;
  ...
endinterface
...
t_itf chan[4];
// Access: top_regmap.chan[0].ctrl

```

3.7 Submap

If the `filename` attribute is not present, then this is a generic submap and a bus port is generated in the HDL. The size of the submap is required. The attribute `interface` specifies which interface is used for the connection, see the [bus](#) attribute.

Example of a generic submap:

```

- submap:
  name: sub3
  size: 0x1000
  description: A bus
  interface: wb-32-be

```

If the `filename` attribute is present, the `size` attribute is not allowed as the size of the submap is defined by the memory map given by the file. If the `include` attribute is present and set to `True`, then the memory map described by the file is included directly, otherwise a bus interface is generated in the HDL.

Example of a normal submap:

```

- submap:
  name: sub1
  description: A normal submap
  filename: demo_all_sub.cheby

```

Example of an included submap:

```

- submap:
  name: sub2
  description: An included submap
  filename: demo_all_sub.cheby
  include: True

```

By default, when a submap is included, the record types of its `iogroup` are duplicated in the parent's VHDL package. Setting the `x-hdl.reuse-submap-types` attribute to `True` makes the parent reuse the package generated for the submap when compiled standalone, instead of duplicating its record types. This avoids type duplication and keeps a single source of truth for the submap's interface.

This option requires `include: True` and is only supported for VHDL (it is ignored with a warning for Verilog and SystemVerilog). The included file must define a top-level `iogroup`.

Example of an included submap reusing the submap's package types:

```
# leaf.cheby
memory-map:
  name: leaf
  bus: wb-32-be
  x-hdl:
   iogroup: io
  children:
    - reg:
      name: ctrl
      width: 32
      access: rw

# top.cheby
memory-map:
  name: top
  bus: wb-32-be
  children:
    - submap:
      name: leaf_inst
      filename: leaf.cheby
      include: True
      x-hdl:
        reuse-submap-types: True
```

The generated `top.vhd` imports `leaf_pkg` and references its types directly rather than re-declaring them in `top_pkg`:

```
use work.leaf_pkg.all;
...
entity top is
  port (
    ...
    leaf_inst_o : out t_io_master_out; -- type from leaf_pkg
    leaf_inst_i : in  t_io_slave_out;
  );
```

3.8 Address-space

This concept was introduced for more complex memory maps where there might be an address overlap software-side due to the use of for instance PCI BARs. It is mainly used in conjunction with the `x-driver-edge` extension.

Its use is restricted to the top level only. For HDL generation the address- space needs to be specified as follows:

```
---
cheby --gen-hdl --address-space bar0 -i INPUT.cheby
---
```

An address-space requires a name and children nodes.

Chapter 4

Generated HDL

For all buses, only word accesses are supported. Sub-word (byte or half-word) accesses are considered as word accesses (which can lead to error when writing).

Addresses are byte addresses unless `bus-granularity` is set to `word`.

For registers longer than a word on a big-endian bus, the most significant word is at the lowest address. There is one bit per word for strobe bits, and they follow word order (bit 0 strobes the lowest word).

4.1 Semantics

The value of any unused field (within a defined register) is always read as 0. This is to allow future compatibility. However undefined addresses may return any value. In case of read or write to an undefined address, the transaction is acknowledge (or passed to a submodule or a submap). Code generated by Cheby never blocks a request.

4.2 AXI4-Lite

There are several restrictions from the AMBA AXI standard:

- There can be no combinatorial paths between input and output signals (A3.2.1). So there must be at least one register.
- A source is not permitted to wait until `READY` is asserted before asserting `VALID`. Likewise, a destination is permitted to wait for `VALID` to be assert before asserting the corresponding `READY` (A3.2.1).

There are registers for each channel. The `AW` and `W` channels wait until both have a request, handle the request and then become ready. The `B` channel becomes valid the next cycle, until ready is asserted.

Note that AXI4 addresses are byte addresses as specified in A3.4.1, but LSB bits may be omitted with the `bus-granularity` attribute.

By default the AXI4-Lite interface uses one port per signal. It is possible to group all signals in one input and one output port by setting the `x-hdl.busgroup` attribute to `True`. The VHDL package can be found as an appendix here. The library where the VHDL package is compiled can be specified through the command line tool for x-hdl generation by adding the argument:

```
--axil-lib-name
```

4.3 Wishbone

The normal wishbone protocol is used (and not the pipelined one).

The `err` (error) and `rtty` (retry) are always ignored (as inputs) and never asserted as output.

By default the wishbone interface uses one port per wishbone signal. It is possible to group all signals in one input and one output port by setting the `x-hdl.busgroup` attribute to `True`. The VHDL package, originating from [OHWR general-cores](#), can also be found as an appendix [here](#). The library where the VHDL package is compiled can be specified through the command line tool for x-hdl generation by adding the argument:

```
--wb-lib-name
```

Chapter 5

Gena Compatibility

For Cheburashka/Gena users, there is a simple transition path. You can convert a regular Cheburashka XML file to the cheby format using `gena2cheby`:

```
$ gena2cheby FILE.xml
```

This tool writes on the standard output a cheby file. Note that this file contains several extensions (under `x-gena` arrays) so that all the feature of the XML file are kept.

It is possible to generate a VHDL file (that is very similar to the VHDL file generated by Gena) using cheby:

```
$ cheby --gen-gena-regctrl=OUTPUT.vhdl -i INPUT.cheby
$ cheby --gen-gena-memmap=OUTPUT.vhdl -i INPUT.cheby
```

Use the `--gena-commonvisual` option of `--gen-gena-regctrl` to use components from the CommonVisual library instead of generating directly the code for them.

The cheby tool can also generate the C and header files for DSP access:

```
$ cheby --gen-gena-dsp -i INPUT.cheby
```

This will create `DSP/include/MemMapDSP_X.h`, `DSP/include/vmeacc_X.h` and `DSP/vmeacc_X.c` (where X is the name of the design).

You can also generate each file individually:

```
$ cheby --gen-gena-dsp-map=OUTPUT.h -i INPUT.cheby
$ cheby --gen-gena-dsp-h=OUTPUT.h -i INPUT.cheby
$ cheby --gen-gena-dsp-c=OUTPUT.c -i INPUT.cheby
```

Chapter 6

wbgen Compatibility

There is also a transition path for wbgen users. If you have a fully declarative and well formed wbgen file, you can convert it to the cheby file:

```
$ wbgen2cheby FILE.wb
```

This generate a cheby file on the standard output. Note that this file contains extensions using `x-wbgen` arrays.

It is possible to generate a VHDL file that is very similar to the VHDL file generated by wbgen using cheby:

```
$ cheby --gen-wbgen-hdl=OUTPUT.vhdl -i INPUT.cheby
```

Chapter 7

Cheby Command-Line Tool

The `cheby` tool can generate various files from an input file. The input file must be specified with the `-i` flag:

```
$ cheby ACTION1 ACTION2... -i INPUT.cheby
```

An action flag is a flag optionally followed by a file name. If the file name is not present, the result is sent to the standard output.

```
$ cheby --gen-hdl=output.vhdl -i input.cheby
$ cheby --gen-hdl -i input.cheby
```

7.1 Generating HDL

Either VHDL, Verilog or SystemVerilog can be generated by `cheby`. You can specify the language (either `vhdl`, `verilog` or `sv`) with the `--hdl` flag, the default being `vhdl`.

```
$ cheby --hdl=vhdl --gen-hdl=OUTPUT.vhdl -i INPUT.cheby
```

By default, there is a comment header (at the start of the hdl file) with the options used to generate the file, the date of generation and the author. You can disable this header generation using `--header=none` option. You can remove the date and author using `--header=commit`.

By default, the `preset` attribute of registers is only used within the generated reset routine. Modern FPGAs allow you to preload a value in registers as well, which alleviates the need to reset the board on start-up. To preload the preset value into registers, you can use the `--hdl-preload` option.

7.2 Generating EDGE file

You can generate an EDGE block definition (in CSV) with the `--gen-edge` flag. Note that you need to provide the other part of the files.

```
$ cheby --gen-edge -i INPUT.cheby
```

7.3 Generating C header

The definition of a C structure representing the layout of the design is generated using the `--gen-c` flag.

```
$ cheby --gen-c -i INPUT.cheby
```

Through the submap feature of Cheby, a design can reference another design stored in a different file. In the header file generated, the structure for the referenced design is not redefined, but imported through an `include` directive, using the `DESIGN.h` name (without any directory). So it is expected that either all the headers are stored in the same directory or that the include paths are specified to the C compiler (using `-I` for example).

The generated header files use the standard integer types defined in `<stdint.h>`, but without including `<stdint.h>`. This is done on purpose so that the file can still be used on systems that don't have `stdint.h`. So you need to include `stdint.h` before including the generated header files, or to include an equivalent header file.

With the option `--c-style=arm`, the header generated follows more closely the CMSIS style.

Inner blocks (like `block` or `repeat`) are represented by `C struct`. If the option `prefix-struct` in extension `x-c-header` at the root is set, the structure tag will be prefixed by the name of the root. It avoids compiler errors if the name of the block is used in different designs. It is strongly recommended to set this attribute.

On a block, `x-c-header:name-prefix: false` omits that block's wrapper `struct` and places its children directly in the parent structure. This is independent from `x-hdl:name-prefix`, which only affects HDL and documentation names.

The `--gen-c-bit-struct` option adds C `struct`'s also for bit fields within registers. Note that bit-field structures depend on implementation-defined (i.e. compiler and ABI-dependent) behavior. The order of bit fields may not be respected. For more information, refer to C Spec C99 6.7.2.1-11.

It is also possible to generate a C program that check the layout is the same as the layout seen by Cheby. This can be used as a consistency check.

```
$ cheby --gen-c-check-layout -i INPUT.cheby
```

7.4 Generating documentation

Documentation can be generated either in HTML, LaTeX, Markdown, AsciiDoc or reStructuredText format. The format is specified by the `--doc=FORMAT` flag and the format is either `html`, `latex`, `md`, `asciidoc` or `rest`.

```
$ cheby --doc=md --gen-doc=OUTPUT.md -i INPUT.cheby
```

The generated LaTeX file is meant to be included from a main file. An example for such a file can be created using `--doc-copy-template`.

```
$ cheby --doc latex --doc-copy-template main.tex -i INPUT.cheby
```

7.5 Generating constants file

In order to write testbench, you can generate an include files that defines the address of the registers, the offset and a mask for each fields.

```
$ cheby --consts-style=STYLE --gen-consts -i INPUT.cheby
```

The `STYLE` can be either `h`, `matlab`, `python`, `sv`, `tcl`, `verilog`, `vhdl`, `vhdl-ohwr`, or `vhdl-orig`. For `vhdl` the addresses and the offsets are integers, and the mask is not generated (as it would often overflow the integer range).

For the `vhdl` styles, a `Natural` value cannot exceed $2^{31}-1$, which is the upper bound guaranteed for the VHDL integer type. When an address or size constant exceeds this value (for example a map based at address `0x80000000` or above), it is emitted as a `std_logic_vector` (sized to the next multiple of 4 bits, with a minimum of 32 bits) instead of a `Natural`, so that the generated package remains synthesizable. Values that fit in a `Natural` are unchanged.

Some styles also support the generation of structured constant files by adding a `-struct` suffix to it. Thereby, the constants are grouped in a hierarchical structure instead of individual constants. E.g., `matlab-struct`.

Constants available in generated files are:

- For modules:

- `<HNAME>_SIZE`: Size
- `ADDR_<HNAME>`: Address
- `ADDR_MASK_<HNAME>`: Relative address mask (bits of the address relevant to that specific module)
- `ADDR_FMASK_<HNAME>`: Final address mask
- For registers:
 - `ADDR_<HNAME>`: Address
- `<HNAME>_PRESET`: Preset value where applicable
- For bitfields:
 - `ADDR_<HNAME>`: Address (same as parent register address)
 - `<HNAME>_WIDTH`: Width (in bits)
 - `<HNAME>_OFFSET`: Offset (in bits)
 - `<HNAME>`: Bitmask
 - `<HNAME>_PRESET`: Preset value where applicable

7.6 Generating SILECS file

It is possible to generate SILECS (<https://confluence.cern.ch/display/SIL/Design+document>) XML file from a Cheby description. Not all features of Cheby are supported: only registers.

```
$ cheby --gen-silecs -i INPUT.cheby
```

7.7 Generating devicetree

A device tree describing the memory map can be generated with `--gen-devicetree`:

```
$ cheby --gen-devicetree=OUTPUT.dtsi -i INPUT.cheby
```

Each submap carrying an `x-devicetree` extension is emitted as a node. The `x-interrupts` extension describes the interrupt wiring between these nodes. See [x-devicetree](#) and [x-interrupts](#) in the extensions chapter.

7.8 Custom pass

If you need a very specific feature, you can implement your own pass, and invoke it using `--gen-custom`:

```
$ cheby --gen-custom[=OUTPUT] -i INPUT.cheby
```

The Cheby tool will read the `gen_custom.py` file in the current directory and call the `generate_custom` function.

7.9 Generating text files

It is possible to generate a compact text file describing the layout of a cheby file with the `--print-memmap` flag. This could be useful to have a quick look on alignment effects.

```
$ cheby --print-memmap -i INPUT.cheby
```

To display the fields, use `--print-simple`:

```
$ cheby --print-simple -i INPUT.cheby
```

When a part of the design is replicated (using the `repeat` attribute) you can view the effect of it with the `--print-simple-expanded` flag.

```
$ cheby --print-simple-expanded -i INPUT.cheby
```

Finally to regenerate the initial file (properly indented but without the comments), you can use `--print-pretty` or `--print-pretty`

Chapter 8

Extensions

8.1 Changelog

8.1.1 core

8.1.1.1 1.0.0 → 2.0.0

- merge “note” with “description”

8.1.2 x-fesa

8.1.2.1 1.0.0 → 2.0.0

- split persistence=PPM/Fesa/None to persistence=true/false and multiplexed=true/false

8.1.3 x-gena

8.1.3.1 1.0.0 → 2.0.0

- replace code-fields with x-enums extension

8.2 Motivation

In december 2019, it was decided to add versioning for the **schema** of the core specifications and for the schema of the extensions. The schema version is defined using semantic versioning. The current extensions are described in the following sections.

8.3 x-map-info

This extension is the successor of `x-cern-info` and some attributes previously used in `x-gena` as well.

It contains 2 possible attributes, see below.

8.3.1 ident

Ident is a unique identifier of a memory map which can be feed back to a ro register to provide information and identification about what type of board/firwmare the memory map belongs to. The value itself is not standardized among the different CERN groups.

In RF we have a long standing list of idents (formarlly names ident-code in the old cheburashka based memory maps) for VME which are mastered centrally by John Molendijk (john.molendijk@cern.ch). For uTCA based boards we start from scratch with a new list of idents. Currently there is no central person or location to award them and in fact the firmware does not yet provide any meaningful data. But a first [confluence page](#) has been created.

- **Previous used ident-code attribute in x-cern-info/ident-code and x-gena/ident-code are migrated to x-map-info/ident**

8.3.2 memmap-version

The memorymap version attribut is now a semantic version only consisting of 3 parts with 8bits each. As an attribute value they have to be specified as a string separated by dots. The different parts are using the standard schema MAJOR.MINOR.PATCH as specified by [Semantic Versioning](#) These values are being exposed by according registers in the firmware/IP cores.

- **Previous x-cern-info/semantic-mem-map-version is migrated to x-map-info/memmap-version**
- **Previous x-gena/semantic-mem-map-version is migrated to x-map-info/memmap-version**
- **Previous x-gena/map-version which was a date-code is debriacted and should not longer be used in new maps**

8.4 x-gena

Attributes of this extension should NOT be used anymore with new designs. When using the new gen-cheby generation tool, this attributes are ignored!

8.5 x-fesa

Attributes provided by this extension should be mainly used and/or decided on together with the FESA class developer or HW designer with sufficient experience with FESA.

- generate - default=True
- persistence - default=True
- multiplexed - default=True
- ... way more ..

8.5.1 generate

This attribute allows to specify a boolean value [True|False]. By default (even if not present) the values is set to “True”

The FESA generator will create a matching field in the data store of the FESA class for each register if the attribute is not specified or explicitly declared with “True”. If you want to avoid this because the data does not need to be stored anywhere (for example because you are reading it every time on the fly from the hardware) this attribute can be used to suppress generation of a field.

A warning should be issued if the value is set to “False” but additional attributes such as for example “persistence” or “multiplexed” are specified.

8.5.2 persistence

This flag existed already in the past but its usage was rather obscure. The previous functionality has been split into 2 attributes. One of them is the persistence attribute. It now does only what the name implies: If specified with “True” the according setting field in the data store will be marked as persistent as well; which means its value is regularly written into the persistency file. Later one is used to restore the value(s) of the fields when a FESA processes is restarted. Thus it makes for example little sense to declare a status, fault or other acquisition field (aka ro register) as “persistence” as the state most likely has changed in the meantime.

8.5.3 multiplexed

In the past FESA provided a attribute called multiplexed. As of FESA3 v.7.0.0 this has changed. Now they distinct between multiplexed (setting fields) and cycle-bound (acquisition fields). For the sake of simplicity in Reksio we provide only one attribute called “multiplexed”. Depending of the type of the register the attribute belongs to, it is translated correctly to either of the 2 previous choices depending on the register type (ro, rw)

8.6 x-driver-edge

TBD: For now this is just the list of existing attributes, further documentation needs to be added:

- name
- equipment-code
- module-type
- vme-base-addr
- endianness
- bus-type
- board-type
- driver-version
- driver-version-suffix
- schema-version
- description
- device-info
- interrupt-controllers
- generate: set to *False* to exclude this block/reg from the driver
- fifo: set FIFO depth. To be used within a reg
- block-prefix
- expand: set to *True* to expand block, submap or repeat (with single reg) nodes instead of having a single line with increased depth
- include: set to *False* when a direct included submap (*True*) does not have a parent `block`

Might be added at some point:

- default-pci-bar-name
 - generate-separate-library
-

8.6.1 bus-type

Currently supported: VME, PCI, VME64x, PLATFORM

8.6.2 schema-version

The EDGE version to be used; currently supported 3.x and 4.x

8.6.3 driver-version

Even there is no clean solution and clear solution yet on the CCDE side, it is possible to specify a specific version to be used for a specific hardware type. On the driver (generation) side versioning is now supported. It therefore is mandatory to specify a version for your driver. The GUI makes sure the version follows the constraints of MAJOR.MINOR.PATCH format. This version is directly feed into the CSV file generated by the Reksio GUI and used by edge to generate a driver.

8.6.4 driver-version-suffix

With the limitation to MAJOR.MINOR.PATCH for production the feature of re-releasing a driver is prevented by intention. In order to deal with this during development, this attribute allows the use of an arbitrary suffix i.e. “_dev”.

8.6.5 device-info

The PCI device info is mandatory for PCI modules as the kernel identifies the board with this ID in order to know which driver to load to access the hardware.

TBD: Format

It is possible to not add all of the attributes if you have a driver which fits more than one card.

- vendor-id
- device-id
- subvendor-id
- subdevice-id
- revision-id (for VME64x)

8.6.6 CHILDREN x-driver-edge

Beside the attributes above x-driver-edge provides to elements (children) to be specified, for example in an address-space (see higher).

- number
 - addr-mode
 - data-width
 - [size]
 - [dma-mode]
-

8.6.7 interrupt-controllers

With the following attributes, for each interrupt-controller:

- name
- description
- type: INTC_SR, INTC_CR
- chained
- args: enable-mask,ack-mask
- reg-role
- type: IRQ_V, IRQ_L, ASSERT
- args: min-val, max-val

8.7 x-conversions

8.8 x-wbgen

8.9 x-devicetree

The `x-devicetree` extension describes how a memory map generates a device tree (via `--gen-devicetree`). It can be attached to a `memory-map` (the root) and to submap nodes.

Its value is a mapping with:

label

node label, e.g. `intc0`

include

sibling submap name whose range is added to this node's `reg`.

children

list of properties to emit. Each item is a mapping with a single key:

- `string`: {name, value} → name = "value";
- `phandle`: {name, value} → name = <&value>;
- `u32`: {name, value} → name = <value>;
- `boolean`: {name} → name;

On a `memory-map` it describes the root node: any common properties, the `#address-cells` and `#size-cells` properties, then the children from the submaps using `[label: ]name@address`.

A runnable example can be found in `testfiles/devicetree/soc.cheby`.

8.10 x-interrupts

The `x-interrupts` extension is tightly linked to `x-devicetree` extension and describes the interrupt wiring between submap nodes. Its value is a mapping with a `children` list of items, each a mapping with a single key:

out

an interrupt output pin, with a mandatory `name`.

in

an interrupt input pin, making the node an interrupt controller, with `name`, `index`, and `source`.

A node with `in` items gets an `interrupt-controller` property and needs a label (explicit `label` or auto-created).

8.11 x-enums

Enumerations - reusable replacement of `x-gena/code-fields`.

Enumerations are defined under a memory-map element as its children. They can be referenced (used) by `reg` and `field` nodes, using `x-enums/name` attribute.

Each enumeration item contains:

- `name`
- (optional) `width`
- (optional) `description`
- (optional) `comment`
- `children`
 - `item`
 - * `name`
 - * `value`

8.12 Deprecated extensions

8.12.1 x-cern-info

This attribute is deprecated! Please use [x-map-info](#)

Appendix A

axi4lite_pkg

```
-----
-- Title       : AXI4-Lite package
-- Project     : Cheby
-----
-- File        : axi4lite_pkg.vhd
-- Company     : CERN
-- Platform    : FPGA-generics
-- Standard    : VHDL-2008
-----
-- Copyright (c) 2011-2025 CERN
--
-- This source file is free software; you can redistribute it
-- and/or modify it under the terms of the GNU Lesser General
-- Public License as published by the Free Software Foundation;
-- either version 2.1 of the License, or (at your option) any
-- later version.
--
-- This source is distributed in the hope that it will be
-- useful, but WITHOUT ANY WARRANTY; without even the implied
-- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR
-- PURPOSE. See the GNU Lesser General Public License for more
-- details.
--
-- You should have received a copy of the GNU Lesser General
-- Public License along with this source; if not, download it
-- from http://www.gnu.org/licenses/lgpl-2.1.html
-----

library ieee;

use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

package axi4lite_pkg is

    constant c_axi4lite_address_width : integer := 32;
    constant c_axi4lite_data_width    : integer := 32;

    subtype t_axi4lite_address is
        std_logic_vector(c_axi4lite_address_width-1 downto 0);
    subtype t_axi4lite_data is
        std_logic_vector(c_axi4lite_data_width-1 downto 0);
    subtype t_axi4lite_wstrobe is
        std_logic_vector((c_axi4lite_data_width/8)-1 downto 0);
```

```
subtype t_axi4lite_prot is
  std_logic_vector(2 downto 0);
subtype t_axi4lite_resp is
  std_logic_vector(1 downto 0);

type t_axi4lite_manager_out is record
  awvalid : std_logic;
  awaddr  : t_axi4lite_address;
  awprot  : t_axi4lite_prot;
  wvalid  : std_logic;
  wdata   : t_axi4lite_data;
  wstrb   : t_axi4lite_wstrobe;
  bready  : std_logic;
  arvalid : std_logic;
  araddr  : t_axi4lite_address;
  arprot  : t_axi4lite_prot;
  rready  : std_logic;
end record t_axi4lite_manager_out;

subtype t_axi4lite_subordinate_in is t_axi4lite_manager_out;

type t_axi4lite_subordinate_out is record
  awready : std_logic;
  wready  : std_logic;
  bvalid  : std_logic;
  bresp   : t_axi4lite_resp;
  arready : std_logic;
  rvalid  : std_logic;
  rdata   : t_axi4lite_data;
  rresp   : t_axi4lite_resp;
end record t_axi4lite_subordinate_out;

subtype t_axi4lite_manager_in is t_axi4lite_subordinate_out;

end axi4lite_pkg;
```

Appendix B

wishbone_pkg

```
-----
-- Title       : Wishbone package
-- Project      : General Cores
-----
-- File        : wishbone_pkg.vhd
-- Company     : CERN
-- Platform    : FPGA-generics
-- Standard    : VHDL '93
-----
-- Copyright (c) 2011-2017 CERN
--
-- This source file is free software; you can redistribute it
-- and/or modify it under the terms of the GNU Lesser General
-- Public License as published by the Free Software Foundation;
-- either version 2.1 of the License, or (at your option) any
-- later version.
--
-- This source is distributed in the hope that it will be
-- useful, but WITHOUT ANY WARRANTY; without even the implied
-- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR
-- PURPOSE. See the GNU Lesser General Public License for more
-- details.
--
-- You should have received a copy of the GNU Lesser General
-- Public License along with this source; if not, download it
-- from http://www.gnu.org/licenses/lgpl-2.1.html
-----

library ieee;

use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

package wishbone_pkg is

    constant c_wishbone_address_width : integer := 32;
    constant c_wishbone_data_width    : integer := 32;

    subtype t_wishbone_address is
        std_logic_vector(c_wishbone_address_width-1 downto 0);
    subtype t_wishbone_data is
        std_logic_vector(c_wishbone_data_width-1 downto 0);
    subtype t_wishbone_byte_select is
        std_logic_vector((c_wishbone_address_width/8)-1 downto 0);
```

```
subtype t_wishbone_cycle_type is
  std_logic_vector(2 downto 0);
subtype t_wishbone_burst_type is
  std_logic_vector(1 downto 0);

type t_wishbone_interface_mode is (CLASSIC, PIPELINED);
type t_wishbone_address_granularity is (BYTE, WORD);

type t_wishbone_master_out is record
  cyc : std_logic;
  stb : std_logic;
  adr : t_wishbone_address;
  sel : t_wishbone_byte_select;
  we  : std_logic;
  dat : t_wishbone_data;
end record t_wishbone_master_out;

subtype t_wishbone_slave_in is t_wishbone_master_out;

type t_wishbone_slave_out is record
  ack  : std_logic;
  err  : std_logic;
  rty  : std_logic;
  stall : std_logic;
  int  : std_logic;
  dat  : t_wishbone_data;
end record t_wishbone_slave_out;
subtype t_wishbone_master_in is t_wishbone_slave_out;

end wishbone_pkg;
```