

# The NEORV32 RISC-V Processor

Dipl.-Ing. Stephan Nolting

Version v1.5.5.0

# **Table of Contents**

Pı	roprietary and Legal Notice	1
В	SD 3-Clause License	2
1.	Overview	3
	Structure	3
	1.1. Project Key Features.	4
	1.2. Project Folder Structure	5
	1.3. VHDL File Hierarchy	6
	1.4. FPGA Implementation Results	7
	1.4.1. CPU	7
	1.4.2. Processor Modules	7
	1.4.3. Exemplary Setups	9
	1.5. CPU Performance	. 10
	1.5.1. CoreMark Benchmark	. 10
	Results	. 10
	1.5.2. Instruction Timing	. 11
2.	NEORV32 Central Processing Unit (CPU)	. 12
	2.1. Architecture	. 13
	2.2. RISC-V Compliance	. 14
	2.2.1. RISC-V Incompatibility Issues and Limitations	. 17
	2.2.2. NEORV32-Specific (Custom) Extensions	. 17
	2.3. CPU Top Entity - Signals	. 18
	2.4. CPU Top Entity - Generics	. 20
	2.5. Instruction Sets and Extensions	. 21
	2.5.1. A - Atomic Memory Access	. 21
	2.5.2. B - Bit-Manipulation	. 21
	2.5.3. C - Compressed Instructions	. 22
	2.5.4. E - Embedded CPU	. 22
	2.5.5. I - Base Integer ISA	. 22
	2.5.6. M - Integer Multiplication and Division	. 23
	2.5.7. U - Less-Privileged User Mode	
	2.5.8. Zfinx Single-Precision Floating-Point Operations	. 23
	2.5.9. Zicsr Control and Status Register Access / Privileged Architecture	. 24
	2.5.10. Zifencei Instruction Stream Synchronization	. 25
	2.5.11. PMP Physical Memory Protection	. 25
	2.5.12. HPM Hardware Performance Monitors	. 26
	2.6. Instruction Timing	. 28
	2.7. Control and Status Registers (CSRs)	. 30

2.7.1. Floating-Point CSRs	34
fflags	34
frm	34
fesr	34
2.7.2. Machine Trap Setup	35
mstatus[h]	35
misa	35
mie	36
mtvec	37
mcounteren	37
2.7.3. Machine Trap Handling.	39
mscratch	39
mepc	39
mtval	39
mip	39
2.7.4. Machine Physical Memory Protection	41
pmpcfg	41
pmpaddr	41
2.7.5. (Machine) Counters and Timers	43
cycle[h]	43
time[h]	43
instret[h]	43
mcycle[h]	44
minstret[h]	44
2.7.6. Hardware Performance Monitors (HPM)	45
mhpmevent	45
hpmcounter[h]	46
mhpmcounter[h]	46
2.7.7. Machine Counter Setup	47
mcountinhibit	47
2.7.8. Machine Information Registers.	48
mvendorid	48
marchid	48
mimpid	48
mhartid	48
2.7.9. NEORV32-Specific Custom CSRs	49
mzext	49
2.7.10. Execution Safety	50
2.7.11. Traps, Exceptions and Interrupts	51

NEORV32 Trap Listing	52
2.7.12. Bus Interface	54
Address Space	54
Interface Signals	54
Protocol	54
2.7.13. CPU Hardware Reset	58
3. NEORV32 Processor (SoC)	60
3.1. Processor Top Entity - Signals	62
3.2. Processor Top Entity - Generics	64
3.2.1. General	64
3.2.2. RISC-V CPU Extensions.	65
3.2.3. Extension Options	65
3.2.4. Physical Memory Protection (PMP)	66
3.2.5. Hardware Performance Monitors (HPM)	66
3.2.6. Internal Instruction Memory	67
3.2.7. Internal Data Memory	67
3.2.8. Internal Cache Memory	67
3.2.9. External Memory Interface	68
3.2.10. Processor Peripheral/IO Modules	68
3.3. Processor Interrupts	71
3.4. Address Space	73
3.4.1. CPU Data and Instruction Access	74
3.4.2. Physical Memory Attributes	75
3.4.3. Internal Memories	75
3.4.4. External Memory/Bus Interface	76
3.5. Processor-Internal Modules	77
3.5.1. Instruction Memory (IMEM)	79
3.5.2. Data Memory (DMEM)	80
3.5.3. Bootloader ROM (BOOTROM).	81
3.5.4. Processor-Internal Instruction Cache (iCACHE)	82
3.5.5. Processor-External Memory Interface (WISHBONE) (AXI4-Lite)	83
3.5.6. General Purpose Input and Output Port (GPIO)	87
3.5.7. Watchdog Timer (WDT)	88
3.5.8. Machine System Timer (MTIME)	90
3.5.9. Primary Universal Asynchronous Receiver and Transmitter (UART0)	
3.5.10. Secondary Universal Asynchronous Receiver and Transmitter (UART1)	
3.5.11. Serial Peripheral Interface Controller (SPI)	
3.5.12. Two-Wire Serial Interface Controller (TWI)	
3.5.13. Pulse-Width Modulation Controller (PWM)	

3.5.14. True Random-Number Generator (TRNG)	103
3.5.15. Custom Functions Subsystem (CFS)	105
3.5.16. Numerically-Controlled Oscillator (NCO)	108
3.5.17. Smart LED Interface (NEOLED).	111
3.5.18. System Configuration Information Memory (SYSINFO)	116
4. Software Framework	119
4.1. Compiler Toolchain	119
4.2. Core Libraries	120
4.3. Application Makefile	121
4.3.1. Targets	121
4.3.2. Configuration	122
4.3.3. Default Compiler Flags	123
4.4. Executable Image Format.	124
4.5. Start-Up Code (crt0)	125
4.6. Bootloader	126
4.6.1. External SPI Flash for Booting	129
4.6.2. Auto Boot Sequence	130
4.6.3. Bootloader Error Codes	130
4.7. NEORV32 Runtime Environment	131
5. Let's Get It Started!	134
5.1. Toolchain Setup	134
5.1.1. Building the Toolchain from Scratch	134
5.1.2. Downloading and Installing a Prebuilt Toolchain	135
5.1.3. Installation	135
5.1.4. Testing the Installation	136
5.2. General Hardware Setup	137
5.3. General Software Framework Setup	140
5.4. Application Program Compilation	142
5.5. Uploading and Starting of a Binary Executable Image via UART	143
5.6. Setup of a New Application Program Project	146
5.7. Enabling RISC-V CPU Extensions	147
5.8. Building a Non-Volatile Application without External Boot Memory	148
5.9. Customizing the Internal Bootloader	150
5.10. Programming an External SPI Flash via the Bootloader	152
5.11. Simulating the Processor	153
5.12. Building the Software Framework Documentation	156
5.13. Building this Data Sheet	156
5.14. FreeRTOS Support	157
5.15. RISC-V Architecture Test Framework	157

# **Proprietary and Legal Notice**

- "GitHub" is a Subsidiary of Microsoft Corporation.
- "Vivado" and "Artix" are trademarks of Xilinx Inc.
- "AXI" and "AXI4-Lite" are trademarks of Arm Holdings plc.
- "ModelSim" is a trademark of Mentor Graphics A Siemens Business.
- "Quartus Prime" and "Cyclone" are trademarks of Intel Corporation.
- "iCE40", "UltraPlus" and "Radiant" are trademarks of Lattice Semiconductor Corporation.
- "Windows" is a trademark of Microsoft Corporation.
- "Tera Term" copyright by T. Teranishi.
- Timing diagrams made with WaveDrom Editor.
- "NeoPixel" is a trademark of Adafruit Industries.

Icons from https://www.flaticon.com and made by Freepik, Good Ware, Pixel perfect, Vectors Market

#### Limitation of Liability for External Links

This document contains links to the websites of third parties ("external links"). As the content of these websites is not under our control, we cannot assume any liability for such external content. In all cases, the provider of information of the linked websites is liable for the content and accuracy of the information provided. At the point in time when the links were placed, no infringements of the law were recognizable to us. As soon as an infringement of the law becomes known to us, we will immediately remove the link in question.

#### Disclaimer

This project is released under the BSD 3-Clause license. No copyright infringement intended. Other implied or used projects might have different licensing – see their documentation to get more information.

# **BSD 3-Clause License**

Copyright (c) 2021, Stephan Nolting. All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- 1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- 2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
- 3. Neither the name of the copyright holder nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF

#### The NEORV32 Processor Project

Copyright (c) 2021, by Dipl.-Ing. Stephan Nolting. All rights reserved.

HQ: https://github.com/stnolting/neorv32

Contact: <a href="mailto:stnolting@gmail.com">stnolting@gmail.com</a>
made in Hanover, Germany

# **Chapter 1. Overview**

The NEORV32<sup>[1]</sup> Processor is a customizable microcontroller-like system on chip (SoC) that is based on the RISC-V NEORV32 CPU. The processor is intended as ready-to-go auxiliary processor within a larger SoC designs or as stand-alone custom microcontroller. Its top entity can be directly synthesized for any target technology without modifications.

The system is highly configurable and provides optional common peripherals like embedded memories, timers, serial interfaces, general purpose IO ports and an external bus interface to connect custom IP like memories, NoCs and peripherals.

The software framework of the processor comes with application makefiles, software libraries for all CPU and processor features, a bootloader, a runtime environment and several example programs – including a port of the CoreMark MCU benchmark and the official RISC-V architecture test suite. RISC-V GCC is used as default toolchain (a prebuilt toolchain is also available on GitHub).

The project's change log is available in the CHANGELOG.md file in the root directory of the NEORV32 repository.

## Structure

Chapter NEORV32 Central Processing Unit (CPU)

• instruction set(s) and extensions, instruction timing, control ans status registers, traps, exceptions and interrupts, hardware execution safety, native bus interface

Chapter NEORV32 Processor (SoC)

• top entity signals and configuration generics, address space layout, internal peripheral devices and interrupts, internal memories and caches, internal bus architecture, external bus interface

**Chapter Software Framework** 

• core libraries, bootloader, makefiles, runtime environment

Chapter Let's Get It Started!

• toolchain installation and setup, hardware setup, software setup, application compilation, simulating the processor



Links in this document are highlighted.

# 1.1. Project Key Features

- NEORV32 CPU: 32-bit rv32i RISC-V CPU passes the official RISC-V architecture tests
- official RISC-V open source architecture ID
- optional RISC-V CPU extensions:
  - A atomic memory access operations
  - B bit-manipulation instructions
  - C 16-bit compressed instructions
  - E embedded CPU version (reduced register file size)
  - M integer multiplication and division hardware
  - U less-privileged user mode
  - Zfinx single-precision floating-point unit
  - Zicsr control and status register access (privileged architecture)
  - · Zifencei instruction stream synchronization
  - PMP physical memory protection
  - HPM hardware performance monitors

#### · Software framework

- GCC-based toolchain prebuilt toolchains available; application compilation based on GNU makefiles
- internal bootloader with serial user interface
- core libraries for high-level usage of the provided functions and peripherals
- runtime environment and several example programs
- doxygen-based documentation of the software framework; a deployed version is available at https://stnolting.github.io/neorv32/files.html
- FreeRTOS port + demos available
- **NEORV32 Processor**: highly-configurable full-scale microcontroller-like processor system / SoC based on the NEORV32 CPU with optional standard peripherals:
  - serial interfaces (UARTs, TWI, SPI)
  - timers and counters (WDT, MTIME, NCO)
  - general purpose IO and PWM and native NeoPixel (c) compatible smart LED interface
  - embedded memories / caches for data, instructions and bootloader
  - external memory interface (Wishbone or AXI4-Lite)
- fully synchronous design, no latches, no gated clocks
- completely described in behavioral, platform-independent VHDL
- small hardware footprint and high operating frequency

# 1.2. Project Folder Structure

neorv32 - Project home folder - Scripts for continuous integration ⊢.ci - Example setups for various FPGA boards -boards -CHANGELOG.md - Project change log - Project documentation -docs ├doxygen\_build - Software framework documentation (generated by doxygen) - AsciiDoc sources for this document -src\_adoc ∟figures - Figures and logos ⊢riscv-arch-test - Port files for the official RISC-V architecture tests -rtl - VHDL sources ⊢core - Sources of the CPU & SoC Ltop\_templates - Alternate/additional top entities/wrappers ⊢sim - Simulation files - Simulation scripts for GHDL ⊢ghd1 - Processor modules for simulation-only -rtl\_modules ∟vivado - Pre-configured Xilinx ISIM waveform - Software framework  $L_{SW}$ - Sources and scripts for the NEORV32 internal bootloader -bootloader ⊢common - Linker script and crt0.S start-up code ⊢example - Various example programs | ∟... ⊢image gen - Helper program to generate NEORV32 executables └lib - Processor core library - Header files (\*.h) ⊢include ∟source - Source files (\*.c)



There are further files and folders starting with a dot which – for example – contain data/configurations only relevant for git or for the continuous integration framework (.ci).

# 1.3. VHDL File Hierarchy

All necessary VHDL hardware description files are located in the project's rtl/core folder. The top entity of the entire processor including all the required configuration generics is neorv32\_top.vhd.



All core VHDL files from the list below have to be assigned to a new design library named neorv32. Additional files, like alternative top entities, can be assigned to any library.

neorv32\_top.vhd ⊢neorv32 boot rom.vhd Lneorv32\_bootloader\_image.vhd ⊢neorv32\_busswitch.vhd ⊢neorv32 bus keeper.vhd ⊢neorv32\_icache.vhd ⊢neorv32 cfs.vhd -neorv32 cpu.vhd ⊢neorv32\_package.vhd ⊢neorv32\_cpu\_alu.vhd ⊢neorv32 cpu bus.vhd ⊢neorv32\_cpu\_control.vhd Lneorv32 cpu decompressor.vhd ⊢neorv32 cpu cp bitmanip.vhd -neorv32\_cpu\_cp\_fpu.vhd ⊢neorv32\_cpu\_cp\_muldiv.vhd └neorv32\_cpu\_regfile.vhd ⊢neorv32\_dmem.vhd ⊢neorv32 gpio.vhd ⊢neorv32 imem.vhd └neor32\_application\_image.vhd ⊢neorv32 mtime.vhd ⊢neorv32 nco.vhd

⊢neorv32\_neoled.vhd

-neorv32 pwm.vhd

⊢neorv32\_spi.vhd ⊢neorv32\_sysinfo.vhd

⊢neorv32\_trng.vhd

⊢neorv32 twi.vhd

-neorv32\_uart.vhd

⊢neorv32 wdt.vhd

Lneorv32\_wb\_interface.vhd

- NEORV32 Processor top entity - Bootloader ROM - Bootloader boot ROM memory image - Processor bus switch for CPU buses (I&D) - Processor-internal bus monitor - Processor-internal instruction cache - Custom functions subsystem - NEORV32 CPU top entity - Processor/CPU main VHDL package file - Arithmetic/logic unit - Bus interface unit + physical memory protection - CPU control, exception/IRQ system and CSRs - Compressed instructions decoder - Bit manipulation co-processor (B extension) Floating-point co-processor (Zfinx extension) Mul/Div co-processor (M extension) - Data register file - Processor-internal data memory - General purpose input/output port unit - Processor-internal instruction memory - IMEM application initialization image - Machine system timer - Numerically-controlled oscillator - NeoPixel (TM) compatible smart LED interface - Pulse-width modulation controller - Serial peripheral interface controller - System configuration information memory - True random number generator - Two wire serial interface controller - Universal async. receiver/transmitter

- Watchdog timer

- External (Wishbone) bus interface

# 1.4. FPGA Implementation Results

This chapter shows exemplary implementation results of the NEORV32 CPU and Processor. Please note, that the provided results are just a relative measure as logic functions of different modules might be merged between entity boundaries, so the actual utilization results might vary a bit.

#### 1.4.1. CPU

Hardware version: 1.5.3.2

Top entity: rtl/core/neorv32\_cpu.vhd

CPU	LEs	FFs	MEM bits	<b>DSPs</b> $f_{max}$
rv32i	980	409	1024	0 123 MHz
rv32i_Zicsr	1835	856	1024	0 124 MHz
rv32im_Zicsr	2443	1134	1024	0 124 MHz
rv32imc_Zicsr	2669	1149	1024	0 125 MHz
rv32imac_Zicsr	2685	1156	1024	0 124 MHz
rv32imac_Zicsr + u	2698	1162	1024	0 124 MHz
rv32imac_Zicsr_Zifencei + u	2715	1162	1024	0 122 MHz
rv32imac_Zicsr_Zifencei_Zfinx + u	4004	1812	1024	7 121 MHz

#### 1.4.2. Processor Modules

Hardware version: 1.5.4.9

Top entity: rtl/core/neorv32\_top.vhd

Table 1. Hardware utilization by the processor modules (mandatory core modules in **bold**)

Module	Description	LEs	FFs	MEM bits	DSPs
Boot ROM	Bootloader ROM (4kB)	3	1	32768	0
BUSKEEPE R	Processor-internal bus monitor	11	6	0	0
BUSSWITC H	Bus mux for CPU instr. and data interface	49	8	0	0
CFS	Custom functions subsystem	-	-	-	-
DMEM	Processor-internal data memory (8kB)	18	2	65536	0
GPIO	General purpose input/output ports	67	65	0	0
iCACHE	Instruction cache (1x4 blocks, 256 bytes per block)	220	154	8192	0

Module	Description	LEs	FFs	MEM bits	DSPs
IMEM	Processor-internal instruction memory (16kB)	6	2	131072	0
MTIME	Machine system timer	289	200	0	0
NCO	Numerically-controlled oscillator	254	226	0	0
NEOLED	Smart LED Interface (NeoPixel/WS28128) [4xFIFO]	347	309	0	0
PWM	Pulse_width modulation controller	71	69	0	0
SPI	Serial peripheral interface	138	124	0	0
SYSINFO	System configuration information memory	10	10	0	0
TRNG	True random number generator	132	105	0	0
TWI	Two-wire interface	77	44	0	0
UART0/1	Universal asynchronous receiver/transmitter o/1	176	132	0	0
WDT	Watchdog timer	60	45	0	0
WISHBONE	External memory interface	129	104	0	0

#### 1.4.3. Exemplary Setups



Exemplary setups for different technologies and various FPGA boards can be found in the boards folder (https://github.com/stnolting/neorv32/tree/master/boards).

The following table shows exemplary NEORV32 processor implementation results for different FPGA platforms. The processor setup uses the default peripheral configuration (like no CFS, no caches and no TRNG), no external memory interface and only internal instruction and data memories. IMEM uses 16kB and DMEM uses 8kB memory space.

Hardware version: 1.4.9.0

Table 2. Hardware utilization for exemplary NEORV32 setups

Vendor	FPGA	Board	Toolchai n	CPU	LUT	FF	DSP	Memory	f
Intel	Cyclone IV EP4CE22F17- C6N	Terasic DE0- Nano	Quartus Prime Lite 20.1	rv32im c_Zics r_Zife ncei + u + PMP	3813 (17%)	1890 (8%)	0 (0%)	Memory bits: 231424 (38%)	119 MHz
Lattice	iCE40 UltraPlus iCE40UP5KSG 48I	Upduino v2.0	Radiant 2.1	rv32ic _Zicsr _Zifen cei + u	4397 (83%)	1679 (31%)	0 (0%)	EBR: 12 (40%) SPRAM: 4 (100%)	22.15 MHz
Xilinx	Artix-7 XC7A35TICSG 324-1L	Arty A7- 35T	Vivado 2019.2	rv32im c_Zics r_Zife ncei + u + PMP	2465 (12%)	1912 (5%)	0 (0%)	BRAM: 8 (16%)	100 MHz

#### **Notes**

- The Lattice iCE40 UltraPlus setup uses the FPGA's SPRAM memory primitives for the internal IMEM and DEMEM (each 64kB).
- The Upduino and the Arty board have on-board SPI flash memories for storing the FPGA configuration. These device can also be used by the default NEORV32 bootloader to store and automatically boot an application program after reset (both tested successfully).
- The setups with PMP implement 2 regions with a minimal granularity of 64kB.
- No HPM counters are used.

## 1.5. CPU Performance

#### 1.5.1. CoreMark Benchmark

Table 3. Configuration

Hardware: 32kB IMEM, 16kB DMEM, no caches, 100MHz clock

CoreMark: 2000 iterations, MEM\_METHOD is MEM\_STACK

Compiler: RISCV32-GCC 10.1.0

Peripherals: UART for printing the results

Compiler flags: default, see makefile

The performance of the NEORV32 was tested and evaluated using the Core Mark CPU benchmark. This benchmark focuses on testing the capabilities of the CPU core itself rather than the performance of the whole system. The according source code and the SW project can be found in the sw/example/coremark folder.

The resulting CoreMark score is defined as CoreMark iterations per second. The execution time is determined via the RISC-V [m]cycle[h] CSRs. The relative CoreMark score is defined as CoreMark score divided by the CPU's clock frequency in MHz.

#### Results

Hardware version: 1.4.9.8

Table 4. CoreMark results

CPU (incl. Ziesr)	Executable size	CoreMark Score	CoreMarks/ Mhz
rv32i	28756 bytes	36.36	0.3636
rv32im	27516 bytes	68.97	0.6897
rv32imc	22008 bytes	68.97	0.6897
rv32imc + FAST_MUL_EN	22008 bytes	86.96	0.8696
rv32imc + FAST_MUL_EN + FAST_SHIFT_EN	22008 bytes	90.91	0.9091



All executable were generated using maximum optimization -03. The *FAST\_MUL\_EN* configuration uses DSPs for the multiplier of the *M* extension (enabled via the *FAST\_MUL\_EN* generic). The *FAST\_SHIFT\_EN* configuration uses a barrel shifter for CPU shift operations (enabled via the *FAST\_SHIFT\_EN* generic).

#### 1.5.2. Instruction Timing

The NEORV32 CPU is based on a multi-cycle architecture. Each instruction is executed in a sequence of several consecutive micro operations. Hence, each instruction requires several clock cycles to execute.

The average CPI (cycles per instruction) depends on the instruction mix of a specific applications and also on the available CPU extensions. The following table shows the performance results for successfully (!) running 2000 CoreMark iterations.

The average CPI is computed by dividing the total number of required clock cycles (only the timed core to avoid distortion due to IO wait cycles) by the number of executed instructions ([m]instret[h] CSRs). The executables were generated using optimization -O3.

Hardware version: 1.4.9.8

Table 5. CoreMark instruction timing

CPU (incl. Zicsr)	Required clock cycles	Executed instruction	Average CPI
rv32i	5595750503	1466028607	3.82
rv32im	2966086503	598651143	4.95
rv32imc	2981786734	611814918	4.87
rv32imc + FAST_MUL_EN	2399234734	611814918	3.92
rv32imc + FAST_MUL_EN + FAST_SHIFT_EN	2265135174	611814948	3.70



The *FAST\_MUL\_EN* configuration uses DSPs for the multiplier of the M extension (enabled via the *FAST\_MUL\_EN* generic). The *FAST\_SHIFT\_EN* configuration uses a barrel shifter for CPU shift operations (enabled via the *FAST\_SHIFT\_EN* generic).



More information regarding the execution time of each implemented instruction can be found in chapter <u>Instruction Timing</u>.

[1] Pronounced "neo-R-V-thirty-two" or "neo-risc-five-thirty-two" in its long form.

# Chapter 2. NEORV32 Central Processing Unit (CPU)



#### **Key Features**


- 32-bit pipelined/multi-cycle in-order rv32 RISC-V CPU
- Optional RISC-V extensions: rv32[i/e][m][a][c][b][u] + [Zfinx][Zicsr][Zifencei]
- Compatible to the RISC-V user specifications and a subset of the RISC-V privileged architecture specifications passes the official RISC-V Architecture Tests (v2+)
- Official RISC-V open-source architecture ID
- Standard RISC-V interrupts (external, timer, software) plus 16 fast interrupts and 1 non-maskable interrupt
- Supports most of the traps from the RISC-V specifications (including bus access exceptions) and traps on all unimplemented/illegal/malformed instructions
- Optional physical memory configuration (PMP), compatible to the RISC-V specifications
- Optional hardware performance monitors (HPM) for application benchmarking
- Separated interfaces for instruction fetch and data access (merged into single bus via a bus switch for the NEORV32 processor)
- BIG-endian byte order
- Configurable hardware reset
- No hardware support of unaligned data/instruction accesses they will trigger an exception. If the C extension is enabled instructions can also be 16-bit aligned and a misaligned instruction address exception is not possible anymore



It is recommended to use the **NEORV32 Processor** as default top instance even if you only want to use the actual CPU. Simply disable all the processor-internal modules via the generics and you will get a "CPU wrapper" that provides a minimal CPU environment and an external bus interface (like AXI4). This setup also allows to further use the default bootloader and software framework. From this base you can start building your own SoC. Of course you can also use the CPU in it's true stand-alone mode.

## 2.1. Architecture

The NEORV32 CPU was designed from scratch based only on the official ISA and privileged architecture specifications. The following figure shows the simplified architecture of the CPU.



The CPU uses a pipelined architecture with basically two main stages. The first stage (IF – instruction fetch) is responsible for fetching new instruction data from memory via the fetch engine. The instruction data is stored to a FIFO – the instruction prefetch buffer. The issue engine takes this data and assembles 32-bit instruction words for the next pipeline stage. Compressed instructions – if enabled – are also decompressed in this stage. The second stage (EX – execution) is responsible for actually executing the fetched instructions via the execute engine.

These two pipeline stages are based on a multi-cycle processing engine. So the processing of each stage for a certain operations can take several cycles. Since the IF and EX stages are decoupled via the instruction prefetch buffer, both stages can operate in parallel and with overlapping operations. Hence, the optimal CPI (cycles per instructions) is 2, but it can be significantly higher: For instance when executing loads/stores multi-cycle operations like divisions or when the instruction fetch engine has to reload the prefetch buffers due to a taken branch.

Basically, the NEORV32 CPU is somewhere between a classical pipelined architecture, where each stage requires exactly one processing cycle (if not stalled) and a classical multi-cycle architecture, which executes every single instruction in a series of consecutive micro-operations. The combination of these two classical design paradigms allows an increased instruction execution in contrast to a pure multi-cycle approach (due to the pipelined approach) at a reduced hardware footprint (due to the multi-cycle approach).

The CPU provides independent interfaces for instruction fetch and data access. These two bus interfaces are merged into a single processor-internal bus via a bus switch. Hence, memory locations including peripheral devices are mapped to a single 32-bit address space making the architecture a modified Von-Neumann Architecture.

# 2.2. RISC-V Compliance

The NEORV32 CPU passes the rv32\_m/I, rv32\_m/M, rv32\_m/C, rv32\_m/privilege, and rv32\_m/Zifencei tests of the official RISC-V Architecture Tests (GitHub). The port files for the NEORV32 processor are located in riscv-arch-test folder. See section RISC-V Architecture Test Framework for information how to run the tests on the NEORV32.

RISC-V rv32\_m/C Tests

```
Check cadd-01
                         ... OK
Check caddi-01
                         ... OK
                         ... OK
Check caddi16sp-01
Check caddi4spn-01
                         ... OK
Check cand-01
                         ... OK
Check candi-01
                         ... OK
                         ... OK
Check cbegz-01
                         ... OK
Check cbnez-01
                         ... OK
Check cebreak-01
                         ... OK
Check cj-01
                         ... OK
Check cjal-01
Check cjalr-01
                         ... OK
                         ... OK
Check cjr-01
Check cli-01
                         ... OK
                         ... OK
Check clui-01
                         ... OK
Check clw-01
                         ... OK
Check clwsp-01
                         ... OK
Check cmv-01
                         ... OK
Check cnop-01
Check cor-01
                         ... OK
Check cslli-01
                         ... OK
Check csrai-01
                         ... OK
Check csrli-01
                         ... OK
                         ... OK
Check csub-01
Check csw-01
                         ... OK
Check cswsp-01
                         ... OK
Check cxor-01
                         ... OK
OK: 27/27 RISCV_TARGET=neorv32 RISCV_DEVICE=C XLEN=32
```

#### RISC-V rv32\_m/I Tests

```
Check add-01
                         ... OK
Check addi-01
                         ... OK
                         ... OK
Check and-01
Check andi-01
                         ... OK
Check auipc-01
                         ... OK
Check beq-01
                         ... OK
Check bge-01
                         ... OK
                         ... OK
Check bgeu-01
Check blt-01
                         ... OK
Check bltu-01
                         ... OK
                         ... OK
Check bne-01
                         ... OK
Check fence-01
                         ... OK
Check jal-01
                         ... OK
Check jalr-01
Check lb-align-01
                         ... OK
Check lbu-align-01
                         ... OK
                         ... OK
Check lh-align-01
Check lhu-align-01
                         ... OK
Check lui-01
                         ... OK
Check lw-align-01
                         ... OK
Check or-01
                         ... OK
                         ... OK
Check ori-01
Check sb-align-01
                         ... OK
                         ... OK
Check sh-align-01
                         ... OK
Check sll-01
Check slli-01
                         ... OK
                         ... OK
Check slt-01
                         ... OK
Check slti-01
                         ... OK
Check sltiu-01
                         ... OK
Check sltu-01
Check sra-01
                         ... OK
Check srai-01
                         ... OK
                         ... OK
Check srl-01
Check srli-01
                         ... OK
Check sub-01
                         ... OK
Check sw-align-01
                         ... OK
Check xor-01
                         ... OK
Check xori-01
                         ... OK
OK: 38/38 RISCV_TARGET=neorv32 RISCV_DEVICE=I XLEN=32
```

#### RISC-V rv32\_m/M Tests

```
Check div-01
                         ... OK
Check divu-01
                         ... OK
                         ... OK
Check mul-01
Check mulh-01
                         ... OK
Check mulhsu-01
                         ... OK
Check mulhu-01
                         ... OK
Check rem-01
                         ... OK
Check remu-01
                         ... OK
OK: 8/8 RISCV_TARGET=neorv32 RISCV_DEVICE=M XLEN=32
```

#### RISC-V rv32\_m/privilege Tests

```
Check ebreak
                        ... OK
Check ecall
                        ... OK
                        ... OK
Check misalign-beq-01
Check misalign-bge-01
                        ... OK
Check misalign-bgeu-01
                        ... OK
Check misalign-blt-01
                        ... OK
Check misalign-bltu-01
                        ... OK
Check misalign-bne-01
                        ... OK
                        ... OK
Check misalign-jal-01
Check misalign-lh-01
                        ... OK
Check misalign-lhu-01
                        ... OK
Check misalign-lw-01
                        ... OK
Check misalign-sh-01
                        ... OK
Check misalign-sw-01
                        ... OK
Check misalign1-jalr-01 ... OK
Check misalign2-jalr-01 ... OK
OK: 16/16 RISCV_TARGET=neorv32 RISCV_DEVICE=privilege XLEN=32
```

#### RISC-V rv32\_m/Zifencei Tests

```
Check Fencei ... OK
-----OK: 1/1 RISCV_TARGET=neorv32 RISCV_DEVICE=Zifencei XLEN=32
```

#### 2.2.1. RISC-V Incompatibility Issues and Limitations

This list shows the currently known issues regarding full RISC-V-compatibility. More specific information can be found in section Instruction Sets and Extensions.



CPU and Processor are BIG-ENDIAN, but this should be no problem as the external memory bus interface provides big- and little-endian configurations. See section Processor-External Memory Interface (WISHBONE) (AXI4-Lite) for more information.



The misa CSR is read-only. It shows the synthesized CPU extensions. Hence, all implemented CPU extensions are always active and cannot be enabled/disabled dynamically during runtime. Any write access to it (in machine mode) is ignored and will not cause any exception or side-effects.



The mip CSR is read-only. Pending IRQs can be cleared using the mie CSR.



The physical memory protection (see section Machine Physical Memory Protection) only supports the modes *OFF* and *NAPOT* yet and a minimal granularity of 8 bytes per region.



The A CPU extension (atomic memory access) only implements the lr.w and sc.w instructions yet. However, these instructions are sufficient to emulate all further AMO operations.

## 2.2.2. NEORV32-Specific (Custom) Extensions

The NEORV32-specific extensions are always enabled and are indicated by the set X bit in the misa CSR.



The CPU provides eight *fast interrupt* interrupts, which are controlled via custom bit in the mie and mip CSR. This extension is mapped to bits, that are available for custom use (according to the RISC-V specs). Also, custom trap codes for meause are implemented.



A custom CSR mzext is available that can be used to check for implemented Z\* CPU extensions (for example Zifencei). This CSR is mapped to the official "custom CSR address region".



All undefined/unimplemented/malformed/illegal instructions do raise an illegal instruction exception Execution Safety.

# 2.3. CPU Top Entity - Signals

The following table shows all interface signals of the CPU top entity rtl/core/neorv32\_cpu.vhd. The type of all signals is  $std\_ulogic$  or  $std\_ulogic\_vector$ , respectively. The "Dir." column shows the signal direction seen from the CPU.

Table 6. NEORV32 CPU top entity signals

Signal	Width	Dir.	Function
			Global Signals
clk_i	1	in	global clock line, all registers triggering on rising edge
rstn_i	1	in	global reset, low-active
sleep_o	1	out	CPU is in sleep mode when set
		In	struction Bus Interface
i_bus_addr_o	32	out	destination address
i_bus_rdata_i	32	in	read data
i_bus_wdata_o	32	out	write data (always zero)
i_bus_ben_o	4	out	byte enable
i_bus_we_o	1	out	write transaction (always zero)
i_bus_re_o	1	out	read transaction
i_bus_lock_o	1	out	exclusive access request (always zero)
i_bus_ack_i	1	in	bus transfer acknowledge from accessed peripheral
i_bus_err_i	1	in	bus transfer terminate from accessed peripheral
i_bus_fence_o	1	out	indicates an executed fence.i instruction
i_bus_priv_o	2	out	current CPU privilege level
			Data Bus Interface
d_bus_addr_o	32	out	destination address
d_bus_rdata_i	32	in	read data
d_bus_wdata_o	32	out	write data
d_bus_ben_o	4	out	byte enable
d_bus_we_o	1	out	write transaction
d_bus_re_o	1	out	read transaction
d_bus_lock_o	1	out	exclusive access request
d_bus_ack_i	1	in	bus transfer acknowledge from accessed peripheral
d_bus_err_i	1	in	bus transfer terminate from accessed peripheral
d_bus_fence_o	1	out	indicates an executed <i>fence</i> instruction

Signal	Width	Dir.	Function			
d_bus_priv_o	2	out	current CPU privilege level			
		out				
			System Time			
time_i	64	in	system time input (from MTIME)			
Non-Maskable Interrupt						
nm_irq_i	1	in	non-maskable interrupt			
Interrupts (RISC-V-compatible)						
msw_irq_i	1	in	RISC-V machine software interrupt			
mext_irq_i	1	in	RISC-V machine external interrupt			
mtime_irq_i	1	in	RISC-V machine timer interrupt			
	Fast Interrupts (NEORV32-specific)					
firq_i	16	in	fast interrupt request signals			
firq_ack_o	16	out	fast interrupt acknowledge signals			

# 2.4. CPU Top Entity - Generics

The CPU generics are not listed here because they are a subset of the processor's generics. See section Processor Top Entity - Generics for more information.

## 2.5. Instruction Sets and Extensions

The NEORV32 is an RISC-V rv32i architecture that provides several optional RISC-V CPU and ISA (instruction set architecture) extensions. For more information regarding the RISC-V ISA extensions please see the The RISC-V Instruction Set Manual – Volume I: Unprivileged ISA and The RISC-V Instruction Set Manual Volume II: Privileged Architecture, which are available in the projects docs/folder.

#### 2.5.1. A - Atomic Memory Access

Atomic memory access instructions (for implementing semaphores and mutexes) are available when the CPU\_EXTENSION\_RISCV\_A configuration generic is *true*. In this case the following additional instructions are available:

- lr.w: load-reservate
- sc.w: store-conditional



Even though only lr.w and sc.w instructions are implemented yet, all further atomic operations (load-modify-write instruction) can be emulated using these two instruction. Furthermore, the instruction's ordering flags (aq and lr) are ignored by the CPU hardware. Using any other (not yet implemented) AMO (atomic memory operation) will trigger an illegal instruction exception.



The atomic instructions have special requirements for memory system / bus interconnect. More information can be found in sections Bus Interface and Processor-External Memory Interface (WISHBONE) (AXI4-Lite), respectively.

## 2.5.2. B - Bit-Manipulation

The bit-manipulation instructions extension are available when the CPU\_EXTENSION\_RISCV\_B configuration generic is *true*. Note that not all sub-extensions are implemented yet. When the bit-manipulation extension is enabled the following instructions are available:

- base subset **Zbb**: clz, ctz, cpop, sext.b, sext.h, min[u], max[u], andn, orn, xnor, rol, ror, rori, c.xor, zext (pseudo instruction for pack rd, rs, zero), rev8 (pseudo instruction for grevi rd, rs, -8), orc.b (pseudo instruction for gorci rd, rs, 7)
- single-bit operations **Zbs**: sbset[i], sbclr[i], sbclr[i], sbext[i]
- shifted-add operations **Zba**: sh1add, sh2add, sh3add



The bit manipulation extension is not yet officially ratified and the NEORV32 implementation is still *work-in-progess*. There is no software support in the upstream GCC RISC-V port yet. However, an intrinsic library is provided to utilize the provided bit manipulation extension from C-language code (see sw/example/bit\_manipulation).



The current version of the bit manipulation specs that are supported by the NEORV32 can be found in docs/bitmanip-draft.pdf.

#### 2.5.3. C - Compressed Instructions

Compressed 16-bit instructions are available when the <code>CPU\_EXTENSION\_RISCV\_C</code> configuration generic is *true*. In this case the following instructions are available:

• c.addi4spn, c.lw, c.sw, c.nop, c.addi, c.jal, c.li, c.addi16sp, c.lui, c.srli, c.srai c.andi, c.sub, c.xor, c.or, c.and, c.j, c.beqz, c.bnez, c.slli, c.lwsp, c.jr, c.mv, c.ebreak, c.jalr, c.add, c.swsp



When the compressed instructions extension is enabled, branches to an *unaligned* and *uncompressed* address require an additional instruction fetch to load the required second half-word of that instruction. The performance can be increased again by forcing a 32-bit alignment of branch target addresses. By default, this is enforced via the GCC -falign-functions=4, -falign-labels=4, -falign-loops=4 and -falign-jumps=4 compile flags (via the makefile).

#### 2.5.4. E - Embedded CPU

The embedded CPU extensions reduces the size of the general purpose register file from 32 entries to 16 entries to reduce hardware requirements. This extensions is enabled when the CPU\_EXTENSION\_RISCV\_E configuration generic is *true*. Accesses to registers beyond x15 will raise and *illegal instruction exception*.

Due to the reduced register file an alternate ABI (ilp32e) is required for the toolchain.

#### 2.5.5. I - Base Integer ISA

The CPU always supports the complete rv32i base integer instruction set. This base set is always enabled regardless of the setting of the remaining exceptions. The base instruction set includes the following instructions:

• immediates: lui, auipc

• jumps: jal, jalr

branches: beg, bne, blt, bge, bltu, bgeu

memory: lb, lh, lw, lbu, lhu, sb, sh, sw

• alu: addi, slti, sltiu, xori, ori, andi, slli, srli, srai, add, sub, sll, slt, sltu, xor, srl, sra, or, and

environment: ecall, ebreak, fence



In order to keep the hardware footprint low, the CPU's shift unit uses a hybrid parallel/serial approach. Shift operations are split in coarse shifts (multiples of 4) and a final fine shift (0 to 3). The total execution time depends on the shift amount. Alternatively, the shift operations can be processed completely in parallels by a fast (but large) barrel shifter when the FAST\_SHIFT\_EN generic is *true*. In that case, shift operations complete within 2 cycles regardless of the shift amount. Shift operations can also be executed in a pure serial manner when then TINY\_SHIFT\_EN generic is *true*. In that case, shift operations take up to 32 cycles depending on the shift amount.



Internally, the fence instruction does not perform any operation inside the CPU. It only sets the top's d\_bus\_fence\_o signal high for one cycle to inform the memory system a fence instruction has been executed. Any flags within the fence instruction word are ignore by the hardware.

### 2.5.6. M - Integer Multiplication and Division

Hardware-accelerated integer multiplication and division instructions are available when the CPU\_EXTENSION\_RISCV\_M configuration generic is *true*. In this case the following instructions are available:

- multiplication: mul, mulh, mulhsu, mulhu
- division: div, divu, rem, remu



By default, multiplication and division operations are executed in a bit-serial approach. Alternatively, the multiplier core can be implemented using DSP blocks if the FAST\_MUL\_EN generic is *true* allowing faster execution. Multiplications and divisions always require a fixed amount of cycles to complete - regardless of the input operands.

## 2.5.7. U - Less-Privileged User Mode

Adds the less-privileged *user mode* when the CPU\_EXTENSION\_RISCV\_U configuration generic is *true*. For instance, use-level code cannot access machine-mode CSRs. Furthermore, access to the address space (like peripheral/IO devices) can be limited via the physical memory protection (*PMP*) unit for code running in user mode.

## 2.5.8. Zfinx Single-Precision Floating-Point Operations

The Zfinx floating-point extension is an alternative of the F floating-point instruction that also uses the integer register file x to store and operate on floating-point data (hence, F-in-x). Since not dedicated floating-point f register file exists, the Zfinx extension requires less hardware resources and features faster context changes. This also implies that there are NO dedicated f register file related load/store or move instructions. The official RISC-V specifications can be found here: https://github.com/riscv/riscv-zfinx

The NEORV32 floating-point unit used by the Zfinx extension is compatible to the *IEEE-754* specifications.

The Zfinx extensions only supports single-precision (.s suffix) yet (so it is a direct alternative to the F extension). The Zfinx extension is implemented when the CPU\_EXTENSION\_RISCV\_Zfinx configuration generic is *true*. In this case the following instructions and CSRs are available:

- conversion: fcvt.s.w, fcvt.s.wu, fcvt.w.s, fcvt.wu.s
- comparison: fmin.s, fmax.s, feq.s, flt.s, fle.s
- computational: fadd.s, fsub.s, fmul.s
- sign-injection: fsgnj.s, fsgnjn.s, fsgnjx.s
- number classification: fclass.s
- additional CSRs: fcsr, frm, fflags



Fused multiply-add instructions f[n]m[add/sub].s are not supported! Division fdiv.s and square root fsqrt.s instructions are not supported yet!



Subnormal numbers (also "de-normalized" numbers) are not supported by the NEORV32 FPU. Subnormal numbers (exponent = 0) are *flushed to zero* (setting them to +/- 0) before entering the FPU's processing core. If a computational instruction (like fmul.s) generates a subnormal result, the result is also flushed to zero during normalization.



The Zfinx extension is not yet officially ratified, but is expected to stay unchanged. There is no software support for the Zfinx extension in the upstream GCC RISC-V port yet. However, an intrinsic library is provided to utilize the provided Zfinx floating-point extension from C-language code (see sw/example/floating\_point\_test).

## 2.5.9. Zicsr Control and Status Register Access / Privileged Architecture

The CSR access instructions as well as the exception and interrupt system (= the privileged architecture) is implemented when the CPU\_EXTENSION\_RISCV\_Zicsr configuration generic is *true*. In this case the following instructions are available:

- CSR access: csrrw, csrrs, csrrc, csrrwi, csrrsi, csrrci
- environment: mret, wfi



If the Zicsr extension is disabled the CPU does not provide any kind of interrupt or exception support at all. In order to provide the full spectrum of functions and to allow a secure executions environment, the Zicsr extension should always be enabled.



The "wait for interrupt instruction" wfi works like a sleep command. When executed, the CPU is halted until a valid interrupt request occurs. To wake up again, the according interrupt source has to be enabled via the mie CSR and the global interrupt enable flag in mstatus has to be set.

#### 2.5.10. Zifencei Instruction Stream Synchronization

The Zifencei CPU extension is implemented if the CPU\_EXTENSION\_RISCV\_Zifencei configuration generic is *true*. It allows manual synchronization of the instruction stream via the following instruction:

• fence.i



The fence.i instruction resets the CPU's internal instruction fetch engine and flushes the prefetch buffer. This allows a clean re-fetch of modified data from memory. Also, he top's i\_bus\_fencei\_o signal is set high for one cycle to inform the memory system. Any additional flags within the fence.i instruction word are ignore by the hardware.

#### 2.5.11. PMP Physical Memory Protection

The NEORV32 physical memory protection (PMP) is compatible to the PMP specified by the RISC-V specs. The CPU PMP only supports *NAPOT* mode yet and a minimal region size (granularity) of 8 bytes. Larger minimal sizes can be configured via the top PMP\_MIN\_GRANULARITY generic to reduce hardware requirements. The physical memory protection system is implemented when the PMP\_NUM\_REGIONS configuration generic is >0. In this case the following additional CSRs are available:

- pmpcfg\* (0..15, depending on configuration): PMP configuration registers
- pmpaddr\* (0..63, depending on configuration): PMP address registers

See section Machine Physical Memory Protection for more information regarding the PMP CSRs.

#### Configuration

The actual number of regions and the minimal region granularity are defined via the top entity PMP\_MIN\_GRANULARITY and PMP\_NUM\_REGIONS generics. PMP\_MIN\_GRANULARITY defines the minimal available granularity of each region in bytes. PMP\_NUM\_REGIONS defines the total number of implemented regions and thus, the number of available pmpcfg\* and pmpaddr\* CSRs.

When implementing more PMP regions that a *certain critical limit* **an additional register stage is automatically inserted** into the CPU's memory interfaces to reduce critical path length. Unfortunately, this will also increase the latency of instruction fetches and data access by +1 cycle.

The critical limit can be adapted for custom use by a constant from the main VHDL package file (rtl/core/neorv32\_package.vhd). The default value is 8:

```
-- "critical" number of PMP regions -- constant pmp_num_regions_critical_c : natural := 8;
```

#### **Operation**

Any memory access address (from the CPU's instruction fetch or data access interface) is tested if it is accessing any of the specified (configured via pmpaddr\* and enabled via pmpcfg\*) PMP regions. If an address accesses one of these regions, the configured access rights (attributes in pmpcfg\*) are checked:

- a write access (store) will fail if no write attribute is set
- a read access (load) will fail if no read attribute is set
- an instruction fetch access will fail if no execute attribute is set

If an access to a protected region does not have the according access rights (attributes) it will raise the according *instruction/load/store access fault exception*.

By default, all PMP checks are enforced for user-level programs only. If you wish to enforce the physical memory protection also for machine-level programs you need to active the *locked bit* in the according pmpcfg\* configuration.



After updating the address configuration registers pmpaddr\* the system requires up to 33 cycles for internal (iterative) computations before the configuration becomes valid.



For more information regarding RISC-V physical memory protection see the official *The RISC-V Instruction Set Manual – Volume II: Privileged Architecture* specifications.

#### 2.5.12. HPM Hardware Performance Monitors

In additions to the mandatory cycles ([m]cycle[h]) and instruction ([m]instret[h]) counters the NEORV32 CPU provides up to 29 hardware performance monitors (HPM 3..31), which can be used to benchmark applications. Each HPM consists of an N-bit wide counter (split in a high-word 32-bit CSR and a low-word 32-bit CSR), where N is defined via the top's HPM\_CNT\_WIDTH generic (1..64-bit), and a corresponding event configuration CSR. The event configuration CSR defines the architectural events that lead to an increment of the associated HPM counter.

The cycle, time and instructions-retired counters ([m]cycle[h], time[h], [m]instret[h]) are mandatory performance monitors on every RISC-V platform and have fixed increment event. For example, the instructions-retired counter increments with each executed instructions. The actual hardware performance monitors are optional and can be configured to increment on arbitrary hardware events. The number of available HPM is configured via the top's HPM\_NUM\_CNTS generic at synthesis time. Assigning a zero will exclude all HPM logic from the design.

Depending on the configuration, the following additional CSR are available:

- counters: [m]hpmcounter\*[h] (3..31, depending on configuration)
- event configuration: <a href="mailto:mhpmevent">mhpmevent</a>\* (3..31, depending on configuration)

User-level access to the counter registers hpmcounter\*[h] can be individually restricted via the mcounteren CSR. Auto-increment of the HPMs can be individually deactivated via the mcountinhibit CSR.

If HPM\_NUM\_CNTS is lower than the maximumg value (=29) the remaining HPMs are not implemented. However, accessing their associated CSRs will not raise an illegal instructions exception. These CSR are read-only and will always return 0.



For a list of all allocated HPM-related CSRs and all provided event configurations see section Hardware Performance Monitors (HPM).

# 2.6. Instruction Timing

The instruction timing listed in the table below shows the required clock cycles for executing a certain instruction. These instruction cycles assume a bus access without additional wait states and a filled pipeline.

Average CPI (cycles per instructions) values for "real applications" like for executing the CoreMark benchmark for different CPU configurations are presented in CPU Performance.

Table 7. Clock cycles per instruction

Class	ISA	Instruction(s)	Execution cycles	
ALU	I/E	addi slti sltiu xori ori andi add sub slt sltu xor or and lui auipc	2	
ALU	С	<pre>c.addi4spn c.nop c.addi c.li c.addi16sp c.lui c.andi c.sub c.xor</pre>	2	
ALU	I/E	slli srli srai sll srl sra	3 + SA <sup>[2]</sup> /4 + SA%4; FAST_SHIFT <sup>[3]</sup> : 4; TINY_SHIFT <sup>[4]</sup> : 232	
ALU	С	c.srli c.srai c.slli	3 + SA <sup>[5]</sup> /4 + SA%4; FAST_SHIFT <sup>[6]</sup> : 4; TINY_SHIFT <sup>[7]</sup> : 232	
Branches	I/E	beq bne blt bge bltu bgeu	Taken: 5 + ML <sup>[8]</sup> ; Not taken: 3	
Branches	С	c.beqz c.bnez	Taken: 5 + ML <sup>[9]</sup> ; Not taken: 3	
Jumps / Calls	I/E	jal jalr	4 + ML	
Jumps / Calls	С	c.jal c.j c.jr c.jalr	4 + ML	
Memory access	I/E	lb lh lw lbu lhu sb sh sw	4 + ML	
Memory access	С	c.lw c.sw c.lwsp c.swsp	4 + ML	
Memory access	Α	lr.wsc.w	4 + ML	
Multiplication	М	mul mulh mulhsu mulhu	2+31+3; FAST_MUL <sup>[10]</sup> : 5	
Division	М	div divu rem remu	22+32+4	
Bit-manipulation - arithmetic/logic	B(Zbb)	<pre>sext.b sext.h min minu max maxu andn orn xnor zext(pack) rev8(grevi) orc.b(gorci)</pre>	3	
Bit-manipulation - shifts	B(Zbb)	clz ctz	3 + 032	
Bit-manipulation - shifts	B(Zbb)	срор	3 + 32	
Bit-manipulation - shifts	B(Zbb)	rol ror rori	3 + SA	

Class	ISA	Instruction(s)	<b>Execution cycles</b>
Bit-manipulation - single-bit	B(Zbs)	<pre>sbset[i] sbclr[i] sbinv[i] sbext[i]</pre>	3
Bit-manipulation - shifted-add	B(Zba)	sh1add sh2add sh3add	3
CSR access	Zicsr	csrrw csrrs csrrc csrrwi csrrsi csrrci	4
System	I/E+Zics r	ecall ebreak	4
System	I/E	fence	3
System	C+Zicsr	c.break	4
System	Zicsr	mret wfi	5
System	Zifencei	fence.i	5
Floating-point - artihmetic	Zfinx	fadd.s	110
Floating-point - artihmetic	Zfinx	fsub.s	112
Floating-point - artihmetic	Zfinx	fmul.s	22
Floating-point - compare	Zfinx	fmin.s fmax.s feq.s flt.s fle.s	13
Floating-point - misc	Zfinx	fsgnj.s fsgnjn.s fsgnjx.s fclass.s	12
Floating-point - conversion	Zfinx	fcvt.w.s fcvt.wu.s	47
Floating-point - conversion	Zfinx	fcvt.s.w fcvt.s.wu	48



The presented values of the **floating-point execution cycles** are average values – obtained from 4096 instruction executions using pseudo-random input values. The execution time for emulating the instructions (using pure-software libraries) is  $\sim$ 17..140 times higher.

# 2.7. Control and Status Registers (CSRs)

The following table shows a summary of all available CSRs. The address field defines the CSR address for the CSR access instructions. The **[ASM]** name can be used for (inline) assembly code and is directly understood by the assembler/compiler. The **[C]** names are defined by the NEORV32 core library and can be used as immediate in plain C code. The **R/W** column shows whether the CSR can be read and/or written. The NEORV32-specific CSRs are mapped to the official "custom CSRs" CSR address space.



The CSRs, the CSR-related instructions as well as the complete exception/interrupt processing system are only available when the CPU\_EXTENSION\_RISCV\_Zicsr generic is *true*.



When trying to write to a read-only CSR (like the time CSR) or when trying to access a nonexistent CSR or when trying to access a machine-mode CSR from less-privileged user-mode an illegal instruction exception is raised.



CSR reset value: Please note that most of the CSRs do **NOT** provide a dedicated reset. Hence, these CSRs are not initialized by a hardware reset and keep an **UNDEFINED** value until they are explicitly initialized by the software (normally, this is already done by the NEORV32-specific crt0.S start-up code). For more information see section CPU Hardware Reset.

#### **CSR Listing**

The description of each single CSR provides the following summary:

Table 8. CSR description

Address Description

ASM alias

Reset value: CSR content after hardware reset (also see CPU Hardware Reset)

Detailed description

#### Not Implemented CSRs / CSR Bits



All CSR bits that are unused / not implemented / not shown are *hardwired to zero*. All CSRs that are not implemented at all (and are not "disabled" using certain configuration generics) will trigger an exception on access. The CSR that are implemented within the NEORV32 might cause an exception if they are disabled. See the according CSR description for more information.

#### **CSR Listing Notes**

CSRs with the following notes ...

- C have or are a custom CPU extension (that is allowed by the RISC-V specs)
- R are read-only (in contrast to the originally specified r/w capability)
- S have a constrained compatibility; for example not all specified bits are available

Table 9. NEORV32 Control and Status Registers (CSRs)

Address	Name [ASM]	Name [C]	R/W	Function	Note			
Floating-Point CSRs								
0x001	fflags	CSR_FFLAGS	r/w	Floating-point accrued exceptions				
0x002	frm	CSR_FRM	r/w	Floating-point dynamic rounding mode				
0x003	fcsr	CSR_FCSR	r/w	Floating-point control and status (frm + fflags)				
		Machine Trap	Setup					
0x300	mstatus	CSR_MSTATUS	r/w	Machine status register	S			
0x301	misa	CSR_MISA	r/-	Machine CPU ISA and extensions	R			
0x304	mie	CSR_MIE	r/w	Machine interrupt enable register	С			
0x305	mtvec	CSR_MTVEC	r/w	Machine trap-handler base address (for ALL traps)				
0x306	mcounteren	CSR_MCOUNTEREN	r/w	Machine counter-enable register	S			
0x310	mstatush	CSR_MSTATUSH	r/-	Machine status register – high word	RS			
		Machine Trap H	andling					
0x340	mscratch	CSR_MSCRATCH	r/w	Machine scratch register				
0x341	терс	CSR_MEPC	r/w	Machine exception program counter				
0x342	mcause	CSR_MCAUSE	r/w	Machine trap cause	С			
0x343	mtval	CSR_MTVAL	r/w	Machine bad address or instruction				
0x344	mip	CSR_MIP	r/-	Machine interrupt pending register	CR			

Address	Name [ASM]	Name [C]	R/W	Function	Note
		<b>Machine Physical Mem</b>	ory Pro	tection	
0x3a0 0x3af	pmpcfg0 pmpcfg15	CSR_PMPCFG0 CSR_PMPCFG15	r/w	Physical memory protection config. for region 063	S
0x3b0 0x3ef	pmpaddr0 pmpaddr63	CSR_PMPADDR0 CSR_PMPADDR63	r/w	Physical memory protection addr. register region 063	
		(Machine) Counters	and Tin	ners	
0xb00	mcycle	CSR_MCYCLE	r/w	Machine cycle counter low word	
0xb02	minstret	CSR_MINSTRET	r/w	Machine instruction-retired counter low word	
0xb80	mcycleh	CSR_MCYCLE	r/w	Machine cycle counter high word	
0xb82	minstreth	CSR_MINSTRET	r/w	Machine instruction-retired counter high word	
0xc00	cycle	CSR_CYCLE	r/-	Cycle counter low word	
0xc01	time	CSR_TIME	r/-	System time (from MTIME) low word	
0xc02	instret	CSR_INSTRET	r/-	Instruction-retired counter low word	
0xc80	cycleh	CSR_CYCLEH	r/-	Cycle counter high word	
0xc81	timeh	CSR_TIMEH	r/-	System time (from MTIME) high word	
0xc82	instreth	CSR_INSTRETH	r/-	Instruction-retired counter high word	
		Hardware Performance	Monito	rs (HPM)	
0x323 0x33f	mhpmevent3 mhpmevent31	CSR_MHPMEVENT3 CSR_MHPMEVENT31	r/w	Machine performance- monitoring event selector 331	С
0xb03 0xb1f	mhpmcounter3 mhpmcounter31	CSR_MHPMCOUNTER3 CSR_MHPMCOUNTER31	r/w	Machine performance- monitoring counter 331 low word	
0xb83 0xb9f	mhpmcounter3h  mhpmcounter31h	CSR_MHPMCOUNTER3H CSR_MHPMCOUNTER31H	r/w	Machine performance- monitoring counter 331 high word	

Address	Name [ASM]	Name [C]	R/W	Function	Note
0xc03 0xc1f	hpmcounter3	CSR_HPMCOUNTER3 CSR_HPMCOUNTER31	r/-	Performance-monitoring counter 331 low word	
0xc83 0xc9f	hpmcounter3h hpmcounter31h	CSR_HPMCOUNTER3H CSR_HPMCOUNTER31H	r/-	Performance-monitoring counter 331 high word	
		Machine Counter	r Setup		
0x320	mcountinhibit	CSR_MCOUNTINHIBIT	r/w	Machine counter-enable register	
		Machine Information	n Regis	ters	
0xf11	mvendorid	CSR_MVENDORID	r/-	Vendor ID	
0xf12	marchid	CSR_MARCHID	r/-	Architecture ID	
0xf13	0xf13 mimpid CSR_MIMPID		r/-	Machine implementation ID / version	
0xf14	mhartid	CSR_MHARTID	r/-	Machine thread ID	
		NEORV32-Specific Cu	istom C	SRs	
0xfc0	mzext	CSR_MZEXT	r/-	Available Z* CPU extensions	

# 2.7.1. Floating-Point CSRs

These CSRs are available if the Zfinx extensions is enabled (CPU\_EXTENSION\_RISCV\_Zfinx is *true*). Otherwise any access to the floating-point CSRs will raise an illegal instruction exception.

#### fflags

## 0x001 Floating-point accrued exceptions

fflags

Reset value: UNDEFINED

The fflags CSR is compatible to the RISC-V specifications. It shows the accrued ("accumulated") exception flags in the lowest 5 bits. This CSR is only available if a floating-point CPU extension is enabled. See the RISC-V ISA spec for more information.

#### frm

## 0x002 Floating-point dynamic rounding mode

frm

Reset value: UNDEFINED

The frm CSR is compatible to the RISC-V specifications and is used to configure the rounding modes using the lowest 3 bits. This CSR is only available if a floating-point CPU extension is enabled. See the RISC-V ISA spec for more information.

#### fcsr

### 0x003 Floating-point control and status register

fcsr

Reset value: UNDEFINED

The fcsr CSR is compatible to the RISC-V specifications. It provides combined read/write access to the fflags and frm CSRs. This CSR is only available if a floating-point CPU extension is enabled. See the RISC-V ISA spec for more information.

# 2.7.2. Machine Trap Setup

# mstatus[h]

0x300	Machine status register - low word	mstatus
0x310	Machine status register - high word	mstatush

Reset value: 0x00000020.00000000

The mstatus CSR is compatible to the RISC-V specifications. It shows the CPU's current execution state. The following bits are implemented (all remaining bits are always zero and are read-only).

Table 10. Machine status register

Bit	Name [C]	R/W	Function
12:11	CSR_MSTATUS_MPP_H: CSR_MSTATUS_MPP_L	r/w	Previous machine privilege level, 11 = machine (M) level, 00 = user (U) level
7	CSR_MSTATUS_MPIE	r/w	Previous machine global interrupt enable flag state
6	CSR_MSTATUS_UBE	r/-	User-mode byte-order (Endianness) for load/Store operations, always set indicating BIG-endian byte-order (copy of CSR_MSTATUSH_MBE); bit is always zero if user-mode is not implemented
3	CSR_MSTATUS_MIE	r/w	Machine global interrupt enable flag

Table 11. Machine status register - high word

Bit	Name [C]	R/W	Function
5	CSR_MSTATUSH_MBE	r/-	Machine-mode byte-order (Endianness) for load/Store operations, always set indicating BIG-endian byte-order

When entering an exception/interrupt, the MIE flag is copied to MPIE and cleared afterwards. When leaving the exception/interrupt (via the mret instruction), MPIE is copied back to MIE.

#### misa

# 0x301 **ISA and extensions** misa

Reset value: configuration dependant

The misa CSR gives information about the actual CPU features. The lowest 26 bits show the implemented CPU extensions. The following bits are implemented (all remaining bits are always zero and are read-only).



The misa CSR is not fully RISC-V-compatible as it is read-only. Hence, implemented CPU extensions cannot be switch on/off during runtime. For compatibility reasons any write access to this CSR is simply ignored and will NOT cause an illegal instruction exception.

Table 12. Machine ISA and extension register

Bit	Name [C]	R/W	Function
31:30	CSR_MISA_MXL_HI_EXT: CSR_MISA_MXL_LO_EXT	r/-	32-bit architecture indicator (always 01)
23	CSR_MISA_X_EXT	r/-	X extension bit is always set to indicate custom non-standard extensions
20	CSR_MISA_U_EXT	r/-	U CPU extension (user mode) available, set when CPU_EXTENSION_RISCV_U enabled
12	CSR_MISA_M_EXT	r/-	M CPU extension (mul/div) available, set when CPU_EXTENSION_RISCV_M enabled
8	CSR_MISA_I_EXT	r/-	I CPU base ISA, cleared when CPU_EXTENSION_RISCV_E enabled
4	CSR_MISA_E_EXT	r/-	E CPU extension (embedded) available, set when CPU_EXTENSION_RISCV_E enabled
2	CSR_MISA_C_EXT	r/-	C CPU extension (compressed instruction) available, set when CPU_EXTENSION_RISCV_C enabled
1	CSR_MISA_B_EXT	r/-	B CPU extension (bit-manipulation) available, set when CPU_EXTENSION_RISCV_B enabled
0	CSR_MISA_A_EXT	r/-	A CPU extension (atomic memory access) available, set when <i>CPU_EXTENSION_RISCV_A</i> enabled



Information regarding the available RISC-V Z\* *sub-extensions* (like Zicsr or Zfinx) can be found in the mzext CSR.

#### mie

# 0x304 Machine interrupt-enable register

mie

Reset value: UNDEFINED

The mie CSR is compatible to the RISC-V specifications and features custom extensions for the fast interrupt channels. It is used to enabled specific interrupts sources. Please note that interrupts also have to be globally enabled via the CSR\_MSTATUS\_MIE flag of the mstatus CSR. The following bits are implemented (all remaining bits are always zero and are read-only):

Table 13. Machine ISA and extension register

Bit	Name [C]	R/W	Function
31:16	CSR_MIE_FIRQ15E: CSR_MIE_FIRQ0E	r/w	Fast interrupt channel 150 enable
11	CSR_MIE_MEIE	r/w	Machine external interrupt enable
7	CSR_MIE_MTIE	r/w	Machine <i>timer</i> interrupt enable (from <i>MTIME</i> )
3	CSR_MIE_MSIE	r/w	Machine software interrupt enable

#### mtvec

# 0x305 Machine trap-handler base address

mtvec

Reset value: UNDEFINED

The mtvec CSR is compatible to the RISC-V specifications. It stores the base address for ALL machine traps. Thus, it defines the main entry point for exception/interrupt handling regardless of the actual trap source. The lowest two bits of this register are always zero and cannot be modified (= fixed address mode).

Table 14. Machine trap-handler base address

Bit	R/W	Function
31:2	r/w	4-byte aligned base address of trap base handler
1:0	r/-	Always zero

#### mcounteren

#### 0x306 Machine counter enable

mcounteren

Reset value: UNDEFINED

The mcounteren CSR is compatible to the RISC-V specifications. The bits of this CSR define which counter/timer CSR can be accessed (read) from code running in a less-privileged modes. For example, if user-level code tries to read from a counter/timer CSR without having access, the illegal instruction exception is raised. The following table shows all implemented bits (all remaining bits are always zero and are read-only). If user mode in not implemented (*CPU\_EXTENSION\_RISCV\_U* = *false*) all bits of the mcounteren CSR are tied to zero.

Table 15. Machine counter enable register

Bit	Name [C]	R/W	Function
31:16	CSR_MCOUNTEREN_HPM31: CSR_MCOUNTEREN_HPM3	r/w	User-level code is allowed to read hpmcounter*[h] CSRs when set
2	CSR_MCOUNTEREN_IR	r/w	User-level code is allowed to read cycle[h] CSRs when set
1	CSR_MCOUNTEREN_TM	r/w	User-level code is allowed to read time[h] CSRs when set

Bit	Name [C]	R/W	Function
0	CSR_MCOUNTEREN_CY	r/w	User-level code is allowed to read <pre>instret[h]</pre> CSRs when set

# 2.7.3. Machine Trap Handling

#### mscratch

## 0x340 Scratch register for machine trap handlers

mscratch

Reset value: UNDEFINED

The mscratch CSR is compatible to the RISC-V specifications. It is a general purpose scratch register that can be used by the exception/interrupt handler. The content pf this register after reset is undefined.

#### mepc

## 0x341 Machine exception program counter

mepc

Reset value: UNDEFINED

The mepc CSR is compatible to the RISC-V specifications. For exceptions (like an illegal instruction) this register provides the address of the exception-causing instruction. For Interrupt (like a machine timer interrupt) this register provides the address of the next not-yet-executed instruction.

#### mtval

#### 0x343 Machine bad address or instruction

mtval

Reset value: UNDEFINED

The mtval CSR is compatible to the RISC-V specifications. When a trap is triggered, the CSR shows either the faulting address (for misaligned/faulting load/stores/fetch) or the faulting instruction itself (for illegal instructions). For interrupts the CSR is set to zero.

Table 16. Machine bad address or instruction register

Trap cause	mtval content
misaligned instruction fetch address or instruction fetch access fault	address of faulting instruction fetch
breakpoint	program counter (= address) of faulting instruction itself
misaligned load address, load access fault, misaligned store address or store access fault	program counter (= address) of faulting instruction itself
illegal instruction	actual instruction word of faulting instruction
anything else including interrupts	0x00000000 (always zero)

#### mip

### 0x344 Machine interrupt Pending

mip

Reset value: 0x00000000

The mip CSR is *partly* compatible to the RISC-V specifications and also provides custom extensions. It shows currently pending interrupts. Since this register is read-only, pending interrupt can only be cleared by disabling and re-enabling the according mie CSr bit. Writing to this CSR will raise an illegal instruction exception. The following CSR bits are implemented (all remaining bits are always zero and are read-only).

Table 17. Machine interrupt pending register

Bit	Name [C]	R/W	Function
31:16	CSR_MIP_FIRQ15P: CSR_MIP_FIRQ0P	r/-	fast interrupt channel 150 pending
11	CSR_MIP_MEIP	r/-	machine external interrupt pending
7	CSR_MIP_MTIP	r/-	machine timer interrupt pending
3	CSR_MIP_MSIP	r/-	machine software interrupt pending

# 2.7.4. Machine Physical Memory Protection

The available physical memory protection logic is configured via the *PMP\_NUM\_REGIONS* and *PMP\_MIN\_GRANULARITY* top entity generics. *PMP\_NUM\_REGIONS* defines the number of implemented protection regions and thus, the availability of the according pmpcfg\* and pmpaddr\* CSRs.



If trying to access an PMP-related CSR beyond *PMP\_NUM\_REGIONS* **no illegal instruction exception** is triggered. The according CSRs are read-only (writes are ignored) and always return zero.



The RISC-V-compatible NEORV32 physical memory protection only implements the *NAPOT* (naturally aligned power-of-two region) mode with a minimal region granularity of 8 bytes.

#### pmpcfg

# 0x3a0 - **Physical memory protection configuration registers** 0x3af

pmpcfg0 pmpcfg15

Reset value: 0x00000000

The pmpcfg\* CSRs are compatible to the RISC-V specifications. They are used to configure the protected regions, where each pmpcfg\* CSR provides configuration bits for four regions. The following bits (for the first PMP configuration entry) are implemented (all remaining bits are always zero and are read-only):

Table 18. Physical memory protection configuration register entry

Bit	RISC-V name	X/W Function	
7	L	/w lock bit, can be set – but not be cleared again (only via CPU res	et)
6:5	-	r/- reserved, read as zero	
4:3	A	c/w mode configuration; only OFF (00) and NAPOT (11) are support	ed
2	X	/w execute permission	
1	W	/w write permission	
0	R	r/w read permission	

### pmpaddr

# 0x3b0 - **Physical memory protection configuration registers** 0x3ef

pmpaddr0 pmpaddr63

Reset value: UNDEFINED

The pmpaddr\* CSRs are compatible to the RISC-V specifications. They are used to configure the base address and the region size.



When configuring PMP make sure to set pmpaddr\* before activating the according region via pmpcfg\*. When changing the PMP configuration, deactivate the according region via pmpcfg\* before modifying pmpaddr\*.

# 2.7.5. (Machine) Counters and Timers



The *CPU\_CNT\_WIDTH* generic defines the total size of the CPU's [m]cycle and [m]instret counter CSRs (low and high words combined); the time CSRs are not affected by this generic. Any configuration with *CPU\_CNT\_WIDTH* less than 64 is not RISC-V compliant.



If *CPU\_CNT\_WIDTH* is less than 64 (the default value) and greater than or equal 32, the according MSBs of [m]cycleh and [m]instreth are read-only and always read as zero. This configuration will also set the *ZXSCNT* flag in the mzext CSR.



If *CPU\_CNT\_WIDTH* is less than 32 and greater than 0, the [m]cycleh and [m]instreth do not exist and any access will raise an illegal instruction exception. Furthermore, the according MSBs of [m]cycle and [m]instret are read-only and always read as zero. This configuration will also set the *ZXSCNT* flag in the mzext CSR.



If *CPU\_CNT\_WIDTH* is 0, the [m]cycleh, [m]cycle, [m]instreth and [m]instret do not exist and any access will raise an illegal instruction exception. This configuration will also set the *ZXNOCNT* flag in the mzext CSR.

## cycle[h]

 0xc00
 Cycle counter - low word
 cycle

 0xc80
 Cycle counter - high word
 cycleh

Reset value: UNDEFINED

The cycle[h] CSR is compatible to the RISC-V specifications. It shows the lower/upper 32-bit of the 64-bit cycle counter. The cycle[h] CSR is a read-only shadowed copy of the mcycle[h] CSR.

# time[h]

0xc01System time - low wordtime0xc81System time - high wordtimeh

Reset value: UNDEFINED

The time[h] CSR is compatible to the RISC-V specifications. It shows the lower/upper 32-bit of the 64-bit system time. The system time is generated by the *MTIME* system timer unit via the CPU mtime\_i signal. The time[h] CSR is read-only. Change the system time via the *MTIME* unit. If the processor-internal machine timer *MTIME* is not implemented (via *IO\_MTIME\_EN = false*), the processor's mtime\_i top entity signal is accessible via the time[h] CSRs.

# instret[h]

0xc02	Instructions-retired counter - low word	instret

# 0xc82 Instructions-retired counter - high word

instreth

Reset value: UNDEFINED

The instret[h] CSR is compatible to the RISC-V specifications. It shows the lower/upper 32-bit of the 64-bit retired instructions counter. The instret[h] CSR is a read-only shadowed copy of the minstret[h] CSR.

# mcycle[h]

0xb00 Machine cycle counter - low word		mcycle
0xb80	Machine cycle counter - high word	mcycleh

Reset value: UNDEFINED

The mcycle[h] CSR is compatible to the RISC-V specifications. It shows the lower/upper 32-bit of the 64-bit cycle counter. The mcycle[h] CSR can also be written when in machine mode and is copied to the cycle[h] CSR.

## minstret[h]

0xb02	Machine instructions-retired counter - low word	minstret
0xb82	Machine instructions-retired counter - high word	minstreth

Reset value: UNDEFINED

The minstret[h] CSR is compatible to the RISC-V specifications. It shows the lower/upper 32-bit of the 64-bit retired instructions counter. The minstret[h] CSR also be written when in machine mode and is copied to the instret[h] CSR.

# 2.7.6. Hardware Performance Monitors (HPM)

The available hardware performance logic is configured via the *HPM\_NUM\_CNTS* top entity generic. *HPM\_NUM\_CNTS* defines the number of implemented performance monitors and thus, the availability of the according [m]hpmcounter\*[h] and mhpmevent\* CSRs.

The total size of the HPMs can be configured before synthesis via the *HPM\_CNT\_WIDTH* generic (1..64-bit).



If trying to access an HPM-related CSR beyond *HPM\_NUM\_CNTS* **no illegal instruction exception is triggered**. The according CSRs are read-only (writes are ignored) and always return zero.



The total LSB-aligned HPM counter size (low word CSR + high word CSR) is defined via the *HPM\_CNT\_WIDTH* generic (1..64-bit). If *HPM\_CNT\_WIDTH* is less than 64, all unused MSB-aligned bits are hardwired to zero.

#### mhpmevent

0x232	Machine hardware performance monitor event selector	mhpmevent3-
-0x33f		mhpmevent31

Reset value: UNDEFINED

The mhpmevent\* CSRs are compatible to the RISC-V specifications. The configuration of these CSR define the architectural events that cause the according [m]hpmcounter\*[h] counters to increment. All available events are listed in the table below. If more than one event is selected, the according counter will increment if any of the enabled events is observed (logical OR). Note that the counter will only increment by 1 step per clock cycle even if more than one event is observed. If the CPU is in sleep mode, no HPM counter will increment at all.

The available hardware performance logic is configured via the *HPM\_NUM\_CNTS* top entity generic. *HPM\_NUM\_CNTS* defines the number of implemented performance monitors and thus, the availability of the according [m]hpmcounter\*[h] and mhpmevent\* CSRs.

Table 19. HPM event selector

Bit	Name [C]	$\mathbf{R}/\mathbf{W}$	Event
0	HPMCNT_EVENT_CY	r/w	active clock cycle (not in sleep)
1	-	r/-	not implemented, always read as zero
2	HPMCNT_EVENT_IR	r/w	retired instruction
3	HPMCNT_EVENT_CIR	r/w	retired cmpressed instruction
4	HPMCNT_EVENT_WAIT_IF	r/w	instruction fetch memory wait cycle (if more than 1 cycle memory latency)

Bit	Name [C]	R/W	Event
5	HPMCNT_EVENT_WAIT_II	r/w	instruction issue pipeline wait cycle (if more than 1 cycle latency), caused by pipelines flushes (like taken branches)
6	HPMCNT_EVENT_WAIT_MC	r/w	multi-cycle ALU operation wait cycle
7	HPMCNT_EVENT_LOAD	r/w	load operation
8	HPMCNT_EVENT_STORE	r/w	store operation
9	HPMCNT_EVENT_WAIT_LS	r/w	load/store memory wait cycle (if more than 1 cycle memory latency)
10	HPMCNT_EVENT_JUMP	r/w	unconditional jump
11	HPMCNT_EVENT_BRANCH	r/w	conditional branch (taken or not taken)
12	HPMCNT_EVENT_TBRANCH	r/w	taken conditional branch
13	HPMCNT_EVENT_TRAP	r/w	entered trap
14	HPMCNT_EVENT_ILLEGAL	r/w	illegal instruction exception

## hpmcounter[h]

0xc03 - 0xc1f	Hardware performance monitor - counter low	hpmcounter3 - hpmcounter31
0xc83 - 0xc9f	Hardware performance monitor - counter high	hpmcounter3h - hpmcounter31h

Reset value: UNDEFINED

The hpmcounter\*[h] CSRs are compatible to the RISC-V specifications. These CSRs provide the lower/upper 32-bit of arbitrary event counters (64-bit). These CSRs are read-only and provide a showed copy of the according mhpmcounter\*[h] CSRs. The event(s) that trigger an increment of theses counters are selected via the according mhpmevent\* CSRs.

# mhpmcounter[h]

0xb03 - 0xb1f	Machine hardware performance monitor - counter low	mhpmcounter3 - mhpmcounter31
0xb83 - 0xb9f	Machine hardware performance monitor - counter high	mhpmcounter3h - mhpmcounter31h

Reset value: UNDEFINED

The mhpmcounter\*[h] CSRs are compatible to the RISC-V specifications. These CSRs provide the lower/upper 32- bit of arbitrary event counters (64-bit). The mhpmcounter\*[h] CSRs can also be written and are copied to the hpmcounter\*[h] CSRs. The event(s) that trigger an increment of theses counters are selected via the according mhpmevent\* CSRs.

# 2.7.7. Machine Counter Setup

#### mcountinhibit

# 0x320 Machine counter-inhibit register

mcountinhibit

Reset value: UNDEFINED

The mcountinhibit CSR is compatible to the RISC-V specifications. The bits in this register define which counter/timer CSR are allowed to perform an automatic increment. Automatic update is enabled if the according bit in mcountinhibit is cleared. The following bits are implemented (all remaining bits are always zero and are read-only).

Table 20. Machine counter-inhibit register

Bit	Name [C]	R/W	Event
0	CSR_MCOUNTINHIBIT_IR	r/w	the [m]instret[h] CSRs will auto-increment with each committed instruction when set
2	CSR_MCOUNTINHIBIT_IR	r/w	the [m]cycle[h] CSRs will auto-increment with each clock cycle (if CPU is not in sleep state) when set
3:31	CSR_MCOUNTINHIBIT_HPM 3: _CSR_MCOUNTINHIBIT_HP M31	r/w	the [m]hpmcount*[h] CSRs will auto-increment according to the configured mhpmevent* selector

# 2.7.8. Machine Information Registers

#### mvendorid

#### 0xf11 Machine vendor ID

mvendorid

Reset value: 0x00000000

The mvendorid CSR is compatible to the RISC-V specifications. It is read-only and always reads zero.

#### marchid

#### 0xf12 **Machine architecture ID**

marchid

Reset value: 0x00000013

The marchid CSR is compatible to the RISC-V specifications. It is read-only and shows the NEORV32 official *RISC-V open-source architecture ID* (decimal: 19, 32-bit hexadecimal: 0x00000013).

### mimpid

# 0xf13 Machine implementation ID

mimpid

Reset value: HW version number

The mimpid CSR is compatible to the RISC-V specifications. It is read-only and shows the version of the NEORV32 as BCD-coded number (example: mimpid =  $0x01020312 \rightarrow 01.02.03.12 \rightarrow version 1.2.3.12$ ).

#### mhartid

#### 0xf14 Machine hardware thread ID

mhartid

Reset value: *HW\_THREAD\_ID* generic

The mhartid CSR is compatible to the RISC-V specifications. It is read-only and shows the core's hart ID, which is assigned via the CPU's  $HW\_THREAD\_ID$  generic.

# 2.7.9. NEORV32-Specific Custom CSRs

### mzext

# 0xfc0 **Available Z\* extensions**

mzext

Reset value: 0x000000000

The mzext CSR is a custom read-only CSR that shows the implemented Z\* extensions. The following bits are implemented (all remaining bits are always zero).

Table 21. Machine counter-inhibit register

Bit	Name [C]	R/W	Event
0	CPU_MZEXT_ZICSR	r/-	Zicsr extensions available (enabled via CPU_EXTENSION_RISCV_Zicsr generic)
1	CPU_MZEXT_ZIFENCEI	r/-	Zifencei extensions available (enabled via CPU_EXTENSION_RISCV_Zifencei generic)
2	CPU_MZEXT_ZBB	r/-	Zbb extensions available (enabled via CPU_EXTENSION_RISCV_B generic)
3	CPU_MZEXT_ZBS	r/-	Zbs extensions available (enabled via CPU_EXTENSION_RISCV_B generic)
4	CPU_MZEXT_ZBA	r/-	Zba extensions available (enabled via CPU_EXTENSION_RISCV_B generic)
5	CPU_MZEXT_ZFINX	r/-	Zfinx extensions available (enabled via CPU_EXTENSION_RISCV_Zfinx generic)
6	CPU_MZEXT_ZXSCNT	r/-	custom extension: "Small CPU counters": cycle[h] & instret[h] CSRs have less than 64-bit when set (when CPU_CNT_WIDTH generic is less than 64).
7	CPU_MZEXT_ZXNOCNT	r/-	custom extension: "NO CPU counters": cycle[h] & instret[h] CSRs are not available at all when set (when CPU_CNT_WIDTH generic is 0).
8	CSR_MZEXT_PMP	r/-	PMP (physical memory protection) extension available ( <i>PMP_NUM_REGIONS</i> generic > 0) when set (r/-)
9	CSR_MZEXT_HPM	r/-	HPM (hardware performance monitors) extension available ( <i>HPM_NUM_CNTS</i> generic > 0) when set (r/-)

# 2.7.10. Execution Safety

The hardware of the NEORV32 CPU was designed for a maximum of execution safety. If the Zicsr CPU extension is enabled, the core supports all traps specified by the official RISC-V specifications (obviously, not the ones that are related to yet unimplemented extensions/features). Thus, the CPU provides well-defined hardware fall-backs for (nearly) everything that can go wrong. Even if any kind of trap is triggered, the core is always in a precise and fully synchronized state throughout the whole architecture (i.e. no need to make out-of-order operations undone) that allows predictable execution behavior at any time.

# Additional and highlighted safety features:

- The CPU supports all bus exceptions including bus access exceptions that are triggered if an accessed address does not respond or encounters an internal error during access (which is a rare feature in many open-source RISC-V cores).
- The CPU raises an illegal instruction trap for all unimplemented/malformed/illegal instruction words (which is a rare feature in many open-source RISC-V cores, too).
- If user-level code tries to read from machine-level-only CSR (like mstatus) an illegal instruction exception is raised (→ illegal access). The results of this operations is always zero (though, machinelevel code handling this exception can modify the target register of the illegal access-causing instruction to allow full virtualization). Illegal write accesses to machine CSRs will not be conducted at all and will only result in raising an illegal instruction exception.
- Illegal user-level memory accesses to protected addresses or address regions (via physical memory protection) will not be conducted at all (no actual write and no actual read; prevents triggering of memory-mapped devices). Illegal load operations will not result any data (the instruction's destination register will not be written at all).

# 2.7.11. Traps, Exceptions and Interrupts

In this document a (maybe) special nomenclature regarding traps is used:

- *interrupt* = asynchronous exceptions
- exceptions = synchronous exceptions
- *traps* = exceptions + interrupts (synchronous or asynchronous exceptions)

Whenever an exception or interrupt is triggered, the CPU transfers control to the address stored in the mtvec CSR. The cause of the according interrupt or exception can be determined via the content of the mcause CSR The address that reflected the current program counter when a trap was taken is stored to mepc. Additional information regarding the cause of the trap can be retrieved from mtval.

The traps are prioritized. If several exceptions occur at once only the one with highest priority is triggered. If several interrupts trigger at once, the one with highest priority is triggered while the remaining ones are queued. After completing the interrupt handler the interrupt with the second highest priority will issues and so on.

### **Memory Access Exceptions**

If a load operation causes any exception, the destination register is not written at all. Exceptions caused by a misalignment or a physical memory protection fault do not trigger a bus read-operation at all. Exceptions caused by a store address misalignment or a store physical memory protection fault do not trigger a bus write-operation at all.

### **Instruction Atomicity**

All instructions execute as atomic operations – interrupts can only trigger between two instructions.

# **Custom Fast Interrupt Request Lines**

As a custom extension, the NEORV32 CPU features 16 fast interrupt request lines via the firq\_i CPU (/Processor) top entity signals. These interrupts have custom configuration and status flags in the mie and mip CSRs and also provide custom trap codes in mcause.

#### Non-Maskable Interrupt

The NEORV32 CPU features a single non-maskable interrupt source via the nm\_irq\_i CPU (/Processor) top entity signal that can be used to signal critical system conditions. This interrupt source *cannot* be disabled at all (even not in interrupt service routines). Hence, it does *not* provide configuration/status flags in the mie and mip CSRs. The RISC-V-compatible mcause value 0x80000000 is used to indicate the non-maskable interrupt.

# **NEORV32 Trap Listing**

Table 22. NEORV32 trap listing

PIIO.	mcause	[RISC-V]	ID [C]	Cause	mepc	mtval
1	0x80000000	1.0	TRAP_CODE_NMI	non-maskable interrupt	I-PC	0
2	0x8000000B	1.11	TRAP_CODE_MEI	machine external interrupt	I-PC	0
3	0x80000003	1.3	TRAP_CODE_MSI	machine software interrupt	I-PC	0
4	0x80000007	1.7	TRAP_CODE_MTI	machine timer interrupt (from mtime)	I-PC	0
5	0x80000010	1.16	TRAP_CODE_FIRQ_0	fast interrupt request channel	I-PC	0
6	0x80000011	1.17	TRAP_CODE_FIRQ_1	fast interrupt request channel	I-PC	0
7	0x80000012	1.18	TRAP_CODE_FIRQ_2	fast interrupt request channel	I-PC	0
8	0x80000013	1.19	TRAP_CODE_FIRQ_3	fast interrupt request channel	I-PC	0
9	0x80000014	1.20	TRAP_CODE_FIRQ_4	fast interrupt request channel	I-PC	0
10	0x80000015	1.21	TRAP_CODE_FIRQ_5	fast interrupt request channel	I-PC	0
11	0x80000016	1.22	TRAP_CODE_FIRQ_6	fast interrupt request channel	I-PC	0
12	0x80000017	1.23	TRAP_CODE_FIRQ_7	fast interrupt request channel	I-PC	0
13	0x80000018	1.24	TRAP_CODE_FIRQ_8	fast interrupt request channel	I-PC	0
14	0x80000019	1.25	TRAP_CODE_FIRQ_9	fast interrupt request channel	I-PC	0
15	0x8000001a	1.26	TRAP_CODE_FIRQ_10	fast interrupt request channel	I-PC	0
16	0x8000001b	1.27	TRAP_CODE_FIRQ_11	fast interrupt request channel	I-PC	0
17	0x8000001c	1.28	TRAP_CODE_FIRQ_12	fast interrupt request channel	I-PC	0

Prio.	mcause	[RISC-V]	ID [C]	Cause	mepc	mtval
18	0x8000001d	1.29	TRAP_CODE_FIRQ_13	fast interrupt request channel	I-PC	0
19	0x8000001e	1.30	TRAP_CODE_FIRQ_14	fast interrupt request channel	I-PC	0
20	0x8000001f	1.31	TRAP_CODE_FIRQ_15	fast interrupt request channel	I-PC	0
21	0x00000001	0.1	TRAP_CODE_I_ACCESS	instruction access fault	B-ADR	PC
22	0x00000002	0.2	TRAP_CODE_I_ILLEGAL	illegal instruction	PC	Inst
23	0x00000000	0.0	TRAP_CODE_I_MISALIGNED	instruction address misaligned	B-ADR	PC
24	0x0000000B	0.11	TRAP_CODE_MENV_CALL	environment call from M-mode (ECALL in machine-mode)	PC	PC
25	0x00000008	0.8	TRAP_CODE_UENV_CALL	environment call from U-mode(ECALL in user-mode)	PC	PC
26	0x00000003	0.3	TRAP_CODE_BREAKPOINT	breakpoint (EBREAK)	PC	PC
27	0x00000006	0.6	TRAP_CODE_S_MISALIGNED	store address misaligned	B-ADR	B-ADR
28	0x00000004	0.4	TRAP_CODE_L_MISALIGNED	load address misaligned	B-ADR	B-ADR
29	0x00000007	0.7	TRAP_CODE_S_ACCESS	store access fault	B-ADR	B-ADR
30	0x00000005	0.5	TRAP_CODE_L_ACCESS	lad access fault	B-ADR	B-ADR

#### **Notes**

The "Prio." column shows the priority of each trap. The highest priority is 1. The "mcause" column shows the cause ID of the according trap that is written to mcause CSR. The "[RISC-V]" columns show the interrupt/exception code value from the official RISC-V privileged architecture manual. The "[C]" names are defined by the NEORV32 core library (sw/lib/include/neorv32.h) and can be used in plain C code. The "mepc" and "mtval" columns show the value written to mepc and mtval CSRs when a trap is triggered:

- I-PC address of interrupted instruction (instruction has not been execute/completed yet)
- B-ADR- bad memory access address that cause the trap
- PC address of instruction that caused the trap
- 0 zero
- *Inst* the faulting instruction itself

#### 2.7.12. Bus Interface

The CPU provides two independent bus interfaces: One for fetching instructions (i\_bus\_\*) and one for accessing data (d\_bus\_\*) via load and store operations. Both interfaces use the same interface protocol.

### **Address Space**

The CPU is a 32-bit architecture with separated instruction and data interfaces making it a Harvard Architecture. Each of this interfaces can access an address space of up to  $2^{32}$  bytes (4GB). The memory system is based on 32-bit words with a minimal granularity of 1 byte. Please note, that the NEORV32 CPU does not support unaligned memory accesses *in hardware* – however, a software-based handling can be implemented as any unaligned memory access will trigger an according exception.

### **Interface Signals**

The following table shows the signals of the data and instruction interfaces seen from the CPU (\*\_o signals are driven by the CPU / outputs, \*\_i signals are read by the CPU / inputs).

		,
Signal	Size	Function
bus_addr_o	32	access address
bus_rdata_i	32	data input for read operations
bus_wdata_o	32	data output for write operations
bus_ben_o	4	byte enable signal for write operations
bus_we_o	1	bus write access
bus_re_o	1	bus read access
bus_lock_o	1	exclusive access request
bus_ack_i	1	accessed peripheral indicates a successful completion of the bus transaction
bus_err_i	1	accessed peripheral indicates an error during the bus transaction
bus_fence_o	1	this signal is set for one cycle when the CPU executes a data/instruction fence operation
bus_priv_o	2	current CPU privilege level

Table 23. CPU bus interface



Currently, there a no pipelined or overlapping operations implemented within the same bus interface. So only a single transfer request can be "on the fly".

# Protocol


A bus request is triggered either by the bus\_re\_o signal (for reading data) or by the bus\_we\_o signal

(for writing data). These signals are active for exactly one cycle and initiate either a read or a write transaction. The transaction is completed when the accessed peripheral either sets the bus\_ack\_i signal (→ successful completion) or the bus\_err\_i signal is set (→ failed completion). All these control signals are only active (= high) for one single cycle. An error indicated via the bus\_err\_i signal during a transfer will trigger the according instruction bus access fault or load/store bus access fault exception.



The transfer can be completed directly in the same cycle as it was initiated (via the bus\_re\_o or bus\_we\_o signal) if the peripheral sets bus\_ack\_i or bus\_err\_i high for one cycle. However, in order to shorten the critical path such "asynchronous" completion should be avoided. The default processor-internal module provide exactly **one cycle delay** between initiation and completion of transfers.

Bus Keeper: Processor-internal memories and memory-mapped devices with variable / high latency






#### **Exemplary Bus Accesses**

Table 24. Example bus accesses: see read/write access description below

Processor-External Memory Interface (WISHBONE) (AXI4-Lite)).



#### **Write Access**

For a write access, the accessed address (bus\_addr\_o), the data to be written (bus\_wdata\_o) and the byte enable signals (bus\_ben\_o) are set when bus\_we\_o goes high. These three signals are kept stable until the transaction is completed. In the example the accessed peripheral cannot answer directly in the next cycle after issuing. Here, the transaction is successful and the peripheral sets the bus\_ack\_i signal several cycles after issuing.

#### **Read Access**

For a read access, the accessed address (bus\_addr\_o) is set when bus\_re\_o goes high. The address is kept stable until the transaction is completed. In the example the accessed peripheral cannot answer directly in the next cycle after issuing. The peripheral hast to apply the read data right in the same cycle as the bus transaction is completed (here, the transaction is successful and the peripheral sets the bus\_ack\_i signal).

#### **Access Boundaries**

The instruction interface will always access memory on word (= 32-bit) boundaries even if fetching compressed (16-bit) instructions. The data interface can access memory on byte (= 8-bit), half-word (= 16- bit) and word (= 32-bit) boundaries.

#### **Exclusive (Atomic) Access**

The CPU can access memory in an exclusive manner by generating a load-reservate and store-conditional combination. Normally, these combinations should target the same memory address.

The CPU starts an exclusive access to memory via the *load-reservate instruction* (lr.w). This instruction will set the CPU-internal *exclusive access lock*, which directly drives the d\_bus\_lock\_o. It is the task of the memory system to manage this exclusive access reservation by storing the according access address and the source of the access itself (for example via the CPU ID in a multi-core system).

When the CPU executes a *store-conditional instruction* (sc.w) the *CPU-internal exclusive access lock* is evaluated to check if the exclusive access was successful. If the lock is still OK, the instruction will

write-back zero and will allow the according store operation to the memory system. If the lock is broken, the instruction will write-back non-zero and will not generate an actual memory store operation.

The CPU-internal exclusive access lock is broken if at least one of the situations appear.

- when executing any other memory-access operation than lr.w
- when any trap (sync. or async.) is triggered (for example to force a context switch)
- when the memory system signals a bus error (via the bus\_err\_i signal)



For more information regarding the SoC-level behavior and requirements of atomic operations see section Processor-External Memory Interface (WISHBONE) (AXI4-Lite).

## **Memory Barriers**

Whenever the CPU executes a fence instruction, the according interface signal is set high for one cycle (d\_bus\_fence\_o for a *fence* instruction; i\_bus\_fence\_o for a *fencei* instruction). It is the task of the memory system to perform the necessary operations (like a cache flush and refill).

#### 2.7.13. CPU Hardware Reset

In order to reduce routing constraints (and by this the actual hardware requirements), most uncritical registers of the NEORV32 CPU as well as most register of the whole NEORV32 Processor do not use **a dedicated hardware reset**. "Uncritical registers" in this context means that the initial value of these registers after power-up is not relevant for a defined CPU boot process.

#### **Rational**

A good example to illustrate the concept of uncritical registers is a pipelined processing engine. Each stage of the engine features an N-bit *data register* and a 1-bit *status register*. The status register is set when the data in the according data register is valid. At the end of the pipeline the status register might trigger a writeback of the processing result to some kind of memory. The initial status of the data registers after power-up is irrelevant as long as the status registers are all reset to a defined value that indicates there is no valid data in the pipeline's data register. Therefore, the pipeline data register do no require a dedicated reset as they do not control the actual operation (in contrast to the status register). This makes the pipeline data registers from this example "uncritical registers".

#### **NEORV32 CPU Reset**

In terms of the NEORV32 CPU, there are several pipeline registers, state machine registers and even status and control registers (CSRs) that do not require a defined initial state to ensure a correct boot process. The pipeline register will get initialized by the CPU's internal state machines, which are initialized from the main control engine that actually features a defined reset. The initialization of most of the CPU's core CSRs (like interrupt control) is done by the software (to be more specific, this is done by the crt0.S start-up code).

During the very early boot process (where crt0.S is running) there is no chance for undefined behavior due to the lack of dedicated hardware resets of certain CSRs. For example the machine interrupt-enable CSR (mie) does not provide a dedicated reset. The value after reset of this register is uncritical as interrupts cannot fire because the global interrupt enabled flag in the status register (mstatsus(mie)) provides a dedicated hardware reset setting it to low (globally disabling interrupts).

### **Reset Configuration**


Most CPU-internal register do feature an asynchronous reset in the VHDL code, but the "don't care" value (VHDL '-') is used for initialization of the uncritical register, effectively generating a flip-flop without a reset. However, certain applications or situations (like advanced gate-level / timing simulations) might require a more deterministic reset state. For this case, a defined reset level (reset-to-low) of all registers can be enabled via a constant in the main VHDL package file (rtl/core/neorv32\_package.vhd):

```
-- "critical" number of PMP regions -- constant dedicated_reset_c : boolean := false; -- use dedicated hardware reset value for UNCRITICAL registers (FALSE=reset value is irrelevant (might simplify HW), default; TRUE=defined LOW reset value)
```

- [2] Shift amount.
- [3] Barrel shift when FAST\_SHIFT\_EN is enabled.
- [4] Serial shift when TINY\_SHIFT\_EN is enabled.
- [5] Shift amount.
- [6] Barrel shift when FAST\_SHIFT\_EN is enabled.
- [7] Serial shift when TINS\_SHIFT\_EN is enabled.
- [8] Memory latency.
- [9] Memory latency.
- [10] DSP-based multiplication; enabled via FAST\_MUL\_EN.

# Chapter 3. NEORV32 Processor (SoC)

The NEORV32 Processor is based on the NEORV32 CPU. Together with common peripheral interfaces and embedded memories it provides a RISC-V-based full-scale microcontroller-like SoC platform.



#### **Key Features**

- optional processor-internal data and instruction memories (DMEM/IMEM) + cache (iCACHE)
- optional internal bootloader (BOOTROM) with UART console & SPI flash boot option
- optional machine system timer (MTIME), RISC-V-compatible
- *optional* two independent universal asynchronous receivers and transmitters (UARTO, UART1) with optional hardware flow control (RTS/CTS)
- optional 8/16/24/32-bit serial peripheral interface controller (SPI) with 8 dedicated CS lines
- optional two wire serial interface controller (TWI), compatible to the I<sup>2</sup>C standard
- optional general purpose parallel IO port (GPIO), 32xOut, 32xIn
- optional 32-bit external bus interface, Wishbone b4 / AXI4-Lite compatible (WISHBONE)
- optional watchdog timer (WDT)
- optional PWM controller with 4 channels and 8-bit duty cycle resolution (PWM)
- optional ring-oscillator-based true random number generator (TRNG)

- optional custom functions subsystem for custom co-processor extensions (CFS)
- optional numerically-controlled oscillator (NCO) with 3 independent channels
- optional NeoPixel™/WS2812-compatible smart LED interface (NEOLED)
- system configuration information memory to check HW configuration via software (SYSINFO)

# 3.1. Processor Top Entity - Signals

The following table shows all interface ports of the processor top entity (rtl/core/neorv32\_top.vhd). The type of all signals is  $std\_ulogic$  or  $std\_ulogic\_vector$ , respectively.



A wrapper for the NEORV32 Processor setup providing resolved port signals can be found in rtl/top\_templates/neorv32\_top\_stdlogic.vhd.

Width	Dir.	Function		
Global Control				
1	in	global clock line, all registers triggering on rising edge		
1	in	global reset, asynchronous, low-active		
External bus interface (WISHBONE)				
3	out	tag (access type identifier)		
32	out	destination address		
32	in	write data		
32	out	read data		
1	out	write enable ('0' = read transfer)		
4	out	byte enable		
1	out	strobe		
1	out	valid cycle		
1	out	exclusive access request		
1	in	transfer acknowledge		
1	in	transfer error		
	Adva	nced memory control signals		
1	out	indicates an executed <i>fence</i> instruction		
1	out	indicates an executed <i>fencei</i> instruction		
General Purpose Inputs & Outputs (GPIO)				
32	out	general purpose parallel output		
32	in	general purpose parallel input		
Primary Universal Asynchronous Receiver/Transmitter (UARTO)				
1	out	UART0 serial transmitter		
1	in	UART0 serial receiver		
1	out	UART0 RX ready to receive new char		
1	in	UART0 TX allowed to start sending		
	1 1 3 3 32 32 1 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 in 1 in 2 Extern 3 out 32 out 32 in 32 out 4 out 4 out 1 out 1 out 1 out 1 in 1 in 1 in 1 in 1 out 1 in 1 in 1 in 1 in 1 out		

Signal	Width	Dir.	Function		
Primary Universal Asynchronous Receiver/Transmitter (UART1)					
uart1_txd_o	1	out	UART1 serial transmitter		
uart1_rxd_i	1	in	UART1 serial receiver		
uart1_rts_o	1	out	UART1 RX ready to receive new char		
uart1_cts_i	1	in	UART1 TX allowed to start sending		
	Serial Peripheral Interface Controller (SPI)				
spi_sck_o	1	out	SPI controller clock line		
spi_sdo_o	1	out	SPI serial data output		
spi_sdi_i	1	in	SPI serial data input		
spi_csn_o	8	out	SPI dedicated chip select (low-active)		
		Two-W	ire Interface Controller (TWI)		
twi_sda_io	1	inout	TWI serial data line		
twi_scl_io	1	inout	TWI serial clock line		
		Custo	m Functions Subsystem (CFS)		
cfs_in_i	32	in	custom CFS input signal conduit		
cfs_out_o	32	out	custom CFS output signal conduit		
		Pulse-Wi	dth Modulation Channels (PWM)		
pwm_o	4	out	pulse-width modulated channels		
		Numerio	cally-Controller Oscillator (NCO)		
nco_o	3	out	NCO output channels		
	Smart 1	LED Inte	rface - NeoPixel™ compatible (NEOLED)		
neoled_o	1	out	asynchronous serial data output		
System time input from external MTIME unit					
mtime_i	32	in	machine timer time (to time[h] CSRs) from external <i>MTIME</i> unit if the processor-internal MTIME unit is NOT used		
Interrupts					
nm_irq_i	1	in	non-maskable interrupt		
soc_firq_i	6	in	platform fast interrupt channels (custom)		
mtime_irq_i	1	in	machine timer interrupt13 (RISC-V)		
msw_irq_i	1	in	machine software interrupt (RISC-V)		
mext_irq_i	1	in	machine external interrupt (RISC-V)		
			<del>-</del>		

# 3.2. Processor Top Entity - Generics

This is a list of all configuration generics of the NEORV32 processor top entity rtl/neorv32\_top.vhd. The generic name is shown in orange, followed by the type in printed in black and concluded by the default value printed in light gray.



The NEORV32 generics allow to configure the system according to your needs. The generics are used to control implementation of certain CPU extensions and peripheral modules and even allow to optimize the system for certain design goals like minimal area or maximum performance.



Privileged software can determine the actual CPU and processor configuration via the misa and mzext (see Machine Trap Setup and NEORV32-Specific Custom CSRs) CSRs and via the memory-mapped *SYSINFO* module (see System Configuration Information Memory (SYSINFO)), respectively.

# **CSR Description**

The description of each CSR provides the following summary:

#### Table 25. Generic description

Generic	type	default value
Description		

## **3.2.1.** General

See section System Configuration Information Memory (SYSINFO) for more information.

CLOCK_FREQUENCY	natural	0
The clock frequency of the processor's clk_i input port in Hertz (Hz).		

#### BOOTLOADER EN boolean true

Implement the boot ROM, pre-initialized with the bootloader image when true. This will also change the processor's boot address from the beginning of the instruction memory address space (default = 0x00000000) to the base address of the boot ROM. See section Bootloader for more information.

USER_CODE	std_ulogic_vector(31 downto 0)	x"00000000"
Custom user code that can be read by		

# HW\_THREAD\_ID natural 0

The hart ID of the CPU. Can be read via the mhartid CSR. Hart IDs must be unique within a system.

#### 3.2.2. RISC-V CPU Extensions

See section Instruction Sets and Extensions for more information.

CPU\_EXTENSION\_RISCV\_A

boolean

false

Implement atomic memory access operations when true.

CPU EXTENSION RISCV B

*boolean* 

false

Implement bit manipulation instructions when true.

CPU EXTENSION RISCV C

boolean

false

Implement compressed instructions (16-bit) when true.

CPU\_EXTENSION\_RISCV\_E

boolean

false

Implement the embedded CPU extension (only implement the first 16 data registers) when true.

CPU\_EXTENSION\_RISCV\_M

boolean

false

Implement integer multiplication and division instructions when true.

CPU\_EXTENSION\_RISCV\_U

boolean

false

Implement less-privileged user mode when true.

CPU\_EXTENSION\_RISCV\_Zfinx

boolean

false

Implement the 32-bit single-precision floating-point extension (using integer registers) when *true*. For more information see section **Zfinx** Single-Precision Floating-Point Operations.

CPU\_EXTENSION\_RISCV\_Zicsr

boolean

true

Implement the control and status register (CSR) access instructions when true. Note: When this option is disabled, the complete privileged architecture / trap system will be excluded from synthesis. Hence, no interrupts, no exceptions and no machine information will be available.

CPU EXTENSION RISCV Zifencei

boolean

false

Implement the instruction fetch synchronization instruction *fence.i.* For example, this option is required for self-modifying code (and/or for i-cache flushes).

# 3.2.3. Extension Options

See section Instruction Sets and Extensions for more information.

FAST\_MUL\_EN

boolean

false

When this generic is enabled, the multiplier of the M extension is realized using DSPs blocks instead of an iterative bit-serial approach. This generic is only relevant when the multiplier and divider CPU extension is enabled (*CPU\_EXTENSION\_RISCV\_M* is *true*).

## FAST SHIFT EN boolean false

When this generic is enabled the shifter unit of the CPU's ALU is implement as fast barrel shifter (requiring more hardware resources).

# TINY\_SHIFT\_EN boolean false

If this generic is enabled the shifter unit of the CPU's ALU is implemented as (slow but tiny) single-bit iterative shifter (requires up to 32 clock cycles for a shift operations, but reducing hardware footprint). The configuration of this generic is ignored if *FAST\_SHIFT\_EN* is *true*.

# CPU\_CNT\_WIDTH natural 0

This generic configures the total size of the CPU's cycle and instret CSRs (low word + high word). See section (Machine) Counters and Timers for more information. Note: Configurations with CPU\_CNT\_WIDTH less than 64 are not RISC-V compliant.

# 3.2.4. Physical Memory Protection (PMP)

See section PMP Physical Memory Protection for more information.

#### PMP\_NUM\_REGIONS natural 0

Total number of implemented protections regions (0..64). If this generics is zero no physical memory protection logic will be implemented at all. Setting *PMP\_NUM\_REGIONS* > 0 will set the *CSR\_MZEXT\_PMP* flag in the mzext CSR.

## PMP\_MIN\_GRANULARITY natural 64\*1024

Minimal region granularity in bytes. Has to be a power of two. Has to be at least 8 bytes.

## 3.2.5. Hardware Performance Monitors (HPM)

See section HPM Hardware Performance Monitors for more information.

#### HPM\_NUM\_CNTS natural 0

Total number of implemented hardware performance monitor counters (0..29). If this generics is zero no hardware performance monitor logic will be implemented at all. Setting *HPM\_NUM\_CNTS* > 0 will set the *CSR\_MZEXT\_HPM* flag in the mzext CSR.

## HPM\_CNT\_WIDTH natural 40

This generic defines the total LSB-aligned size of each HPM counter (size([m]hpmcounter\*h) size([m]hpmcounter\*)). The maximum value is 64, the minimal is 1. If the size is less than 64-bit, the unused MSB-aligned counter bits are hardwired to zero.

# 3.2.6. Internal Instruction Memory

See sections Address Space and Instruction Memory (IMEM) for more information.

MEM\_INT\_IMEM\_EN

boolean

true

Implement processor internal instruction memory (IMEM) when true.

MEM\_INT\_IMEM\_SIZE

natural

16\*1024

Size in bytes of the processor internal instruction memory (IMEM). Has no effect when *MEM\_INT\_IMEM\_EN* is *false*.

MEM\_INT\_IMEM\_ROM

boolean

false

Implement processor-internal instruction memory as read-only memory, which will be initialized with the application image at synthesis time. Has no effect when *MEM\_INT\_IMEM\_EN* is *false*.

# 3.2.7. Internal Data Memory

See sections Address Space and Data Memory (DMEM) for more information.

MEM\_INT\_DMEM\_EN

boolean

true

Implement processor internal data memory (DMEM) when true.

MEM\_INT\_DMEM\_SIZE

natural

8\*1024

Size in bytes of the processor-internal data memory (DMEM). Has no effect when *MEM\_INT\_DMEM\_EN* is *false*.

# 3.2.8. Internal Cache Memory

See section Processor-Internal Instruction Cache (iCACHE) for more information.

**ICACHE EN** 

*boolean* 

false

Implement processor internal instruction cache when *true*.

ICACHE\_NUM\_BLOCK

natural

4

Number of blocks (cache "pages" or "lines") in the instruction cache. Has to be a power of two. Has no effect when *ICACHE\_DMEM\_EN* is false.

ICACHE\_BLOCK\_SIZE

natural

64

Size in bytes of each block in the instruction cache. Has to be a power of two. Has no effect when *ICACHE\_EN* is *false*.

#### ICACHE\_ASSOCIATIVITY

natural

1

Associativity (= number of sets) of the instruction cache. Has to be a power of two. Allowed configurations: 1 = 1 set, direct mapped; 2 = 2-way set-associative. Has no effect when *ICACHE\_EN* is *false*.

## 3.2.9. External Memory Interface

See sections Address Space and Processor-External Memory Interface (WISHBONE) (AXI4-Lite) for more information.

MEM\_EXT\_EN

boolean

false

Implement external bus interface (WISHBONE) when true.

#### MEM\_EXT\_TIMEOUT

natural

255

Clock cycles after which a pending external bus access will auto-terminates and raise a bus fault exception. Set to 0 to disable auto-timeout.

## 3.2.10. Processor Peripheral/IO Modules

See section Processor-Internal Modules for more information.

IO\_GPIO\_EN

boolean

true

Implement general purpose input/output port unit (GPIO) when *true*. See section General Purpose Input and Output Port (GPIO) for more information.

IO\_MTIME\_EN

boolean

true

Implement machine system timer (MTIME) when *true*. See section Machine System Timer (MTIME) for more information.

IO\_UARTO\_EN

boolean

true

Implement primary universal asynchronous receiver/transmitter (UART0) when *true*. See section Primary Universal Asynchronous Receiver and Transmitter (UART0) for more information.

IO UART1 EN

boolean

true

Implement secondary universal asynchronous receiver/transmitter (UART1) when *true*. See section Secondary Universal Asynchronous Receiver and Transmitter (UART1) for more information.

IO SPI EN

boolean

true

Implement serial peripheral interface controller (SPI) when *true*. See section Serial Peripheral Interface Controller (SPI) for more information.

IO\_TWI\_EN boolean true

Implement two-wire interface controller (TWI) when *true*. See section Two-Wire Serial Interface Controller (TWI) for more information.

IO\_PWM\_EN boolean true

Implement pulse-width modulation controller (PWM) when *true*. See section Pulse-Width Modulation Controller (PWM) for more information.

IO WDT EN boolean true

Implement watchdog timer (WDT) when *true*. See section Watchdog Timer (WDT) for more information.

IO\_TRNG\_EN boolean false

Implement true-random number generator (TRNG) when *true*. See section True Random-Number Generator (TRNG) for more information.

IO\_CFS\_EN boolean false

Implement custom functions subsystem (CFS) when *true*. See section Custom Functions Subsystem (CFS) for more information.

IO\_CFS\_CONFIG std\_ulogic\_vector(31 downto 0) 0x"00000000"

This is a "conduit" generic that can be used to pass user-defined CFS implementation flags to the custom functions subsystem entity. See section Custom Functions Subsystem (CFS) for more information.

IO\_CFS\_IN\_SIZE positive 32

Defines the size of the CFS input signal conduit (cfs\_in\_i). See section Custom Functions Subsystem (CFS) for more information.

IO\_CFS\_OUT\_SIZE positive 32

Defines the size of the CFS output signal conduit (cfs\_out\_o). See section Custom Functions Subsystem (CFS) for more information.

IO\_NCO\_EN boolean true

Implement numerically-controlled oscillator (NCO) when *true*. See section Numerically-Controlled Oscillator (NCO) for more information.

IO\_NEOLED\_EN boolean true

Implement smart LED interface (WS2812 / NeoPixel $^{\text{TM}}$ -compatible) (NEOLED) when true. See section Smart LED Interface (NEOLED) Compatible for more information.

# 3.3. Processor Interrupts



The interrupt request signals have specific mip CSR bits (see Machine Trap Setup), specifc mie CSR bits (see Machine Trap Handling) and specifc meause CSR trap codes and trap priorities (see Traps, Exceptions and Interrupts).

#### **RISC-V Standard Interrupts**

The processor setup features the standard RISC-V interrupt lines for "machine timer interrupt", "machine software interrupt" and "machine external interrupt". The software and external interrupt lines are available via the processor's top entity. By default, the timer interrupt is connected to the internal machine timer MTIME timer unit (Machine System Timer (MTIME)). If this module has not been enabled for synthesis, the machine timer interrupt is also available via the processor's top entity.

#### **NEORV32-Specific Fast Interrupt Requests**

As part of the custom/NEORV32-specific CPU extensions, the CPU features 16 fast interrupt request signals (FIRQ0 – FIRQ15).

The fast interrupt request signals are divided into two groups. The FIRQs with higher priority (FIRQ0 – FIRQ9) are dedicated for processor-internal usage. The FIRQs with lower priority (FIRQ10 – FIRQ15) are available for custom usage via the processor's top entity signal soc\_firq\_i.

The mapping of the 16 FIRQ channels is shown in the following table (the channel number corresponds to the FIRQ priority):

Channel	l Source	Description
0	WDT	watchdog timeout interrupt
1	CFS	custom functions subsystem (CFS) interrupt (user-defined)
2	UARTO (RXD)	UARTO data received interrupt (RX complete)
3	UARTO (TXD)	UARTO sending done interrupt (TX complete)
4	UART1 (RXD)	UART1 data received interrupt (RX complete)
5	UART1 (TXD)	UART1 sending done interrupt (TX complete)
6	SPI	SPI transmission done interrupt
7	TWI	TWI transmission done interrupt
8	GPIO	GPIO input pin-change interrupt
9	NEOLED	NEOLED buffer TX empty / not full interrupt
10:15	<pre>soc_firq_i(5:0)</pre>	Custom platform use; available via processor's top signal

Table 26. NEORV32 fast interrupt channel mapping

#### Non-Maskable Interrupt

The NEORV32 features a single non-maskable interrupt source via the nm\_irq\_i top entity signal that can be used to signal critical system conditions. This interrupt source *cannot* be disabled. Hence, it does *not* provide configuration/status flags in the mie and mip CSRs. The RISC-V-compatible mcause value 0x80000000 is used to indicate the non-maskable interrupt.

# 3.4. Address Space

By default, the total 32-bit (4GB) address space of the NEORV32 Processor is divided into four main regions:

- 1. Instruction memory (IMEM) space for instructions and constants.
- 2. Data memory (DMEM) space for application runtime data (heap, stack, etc.).
- 3. Bootloader ROM address space for the processor-internal bootloader.
- 4. IO/peripheral address space for the processor-internal IO/peripheral devices (e.g., UART).




Figure 1. NEORV32 processor - address space (default configuration)



These four memory regions are handled by the linker when compiling a NEORV32 executable. See section Executable Image Format for more information.

#### **Address Space Layout**

The general address space layout consists of two main configuration constants: <code>ispace\_base\_c</code> defining the base address of the instruction memory address space and <code>dspace\_base\_c</code> defining the base address of the data memory address space. Both constants are defined in the NEORV32 VHDL package file <code>rtl/core/neorv32\_package.vhd</code>:

```
-- Architecture Configuration -----

constant ispace_base_c : std_ulogic_vector(31 downto 0) := x"000000000";

constant dspace_base_c : std_ulogic_vector(31 downto 0) := x"800000000";
```

The default configuration assumes the instruction memory address space starting at address 0x00000000 and the data memory address space starting at 0x80000000. Both values can be modified for a specific setup and the address space may overlap or can be completely identical.

The base address of the bootloader (at 0xFFFF0000) and the IO region (at 0xFFFFFF00) for the

peripheral devices are also defined in the package and are fixed. These address regions cannot be used for other applications – even if the bootloader or all IO devices are not implemented.



When using the processor-internal data and/or instruction memories (DMEM/IMEM) and using a non-default configuration for the dspace\_base\_c and/or ispace\_base\_c base addresses, the following requirements have to be fulfilled: 1. Both base addresses have to be aligned to a 4-byte boundary. 2. Both base addresses have to be aligned to the according internal memory sizes.

#### 3.4.1. CPU Data and Instruction Access

The CPU can access all of the 4GB address space from the instruction fetch interface (I) and also from the data access interface (D). These two CPU interfaces are multiplexed by a simple bus switch (rtl/core/neorv32\_busswitch.vhd) into a *single* processor-internal bus. All processor-internal memories, peripherals and also the external memory interface are connected to this bus. Hence, both CPU interfaces (instruction fetch & data access) have access to the same (identical) address space making the setup a modified von-Neumann architecture.




Figure 2. Processor-internal bus architecture



The internal processor bus might appear as bottleneck. In order to reduce traffic jam on this bus (when instruction fetch and data interface access the bus at the same time) the instruction fetch of the CPU is equipped with a prefetch buffer. Instruction fetches can be further buffered using the i-cache. Furthermore, data accesses (loads and stores) have higher priority than instruction fetch accesses.



Please note that all processor-internal components including the peripheral/IO devices can also be accessed from programs running in less-privileged user mode. For example, if the system relies on a periodic interrupt from the *MTIME* timer unit, user-level programs could alter the *MTIME* configuration corrupting this interrupt. This kind of security issues can be compensated using the PMP system (see Machine Physical Memory Protection).

## 3.4.2. Physical Memory Attributes

The processor setup defines four simple attributes for the four processor-internal address space regions:

- r read access (from CPU data access interface, e.g. via "load")
- w write access (from CPU data access interface, e.g. via "store")
- x execute access (from CPU instruction fetch interface)
- a atomic access (from CPU data access interface)
- 8 byte (8-bit)-accessible (when writing)
- 16 half-word (16-bit)-accessible (when writing)
- 32 word (32-bit)-accessible (when writing)

The following table shows the provided physical memory attributes of each region. Additional attributes (like denying execute right for certain region of the IMEM) can be provided using the RISC-V Machine Physical Memory Protection extension.

#	Region	Base address	Size	Attributes
4	IO/peripheral devices	0xffffff00	256 bytes	r/w/a/32
3	bootloader ROM	0xffff0000	up to 32kB	r/x/a
2	DMEM	0x80000000	up to 2GB (-64kB)	r/w/x/a/8/16/32
1	IMEM	0x00000000	up to 2GB	r/w/x/a/8/16/32

Only the CPU of the processor has access to the internal memories and IO devices, hence all accesses are always exclusive. Accessing a memory region in a way that violates the provided attributes will trigger a load/store/instruction fetch access exception or will return a failed atomic access result, respectively.

The physical memory attributes of memories and/or devices connected via the external bus interface have to defined by those components or the interconnection fabric.

#### 3.4.3. Internal Memories

The processor can implement internal memories for instructions (IMEM) and data (DMEM), which will be mapped to FPGA block RAMs. The implementation of these memories is controlled via the

boolean MEM\_INT\_IMEM\_EN and MEM\_INT\_DMEM\_EN generics.

The size of these memories are configured via the *MEM\_INT\_IMEM\_SIZE* and *MEM\_INT\_DMEM\_SIZE* generics (in bytes), respectively. The processor-internal instruction memory (IMEM) can optionally be implemented as true ROM (*MEM\_INT\_IMEM\_ROM*), which is initialized with the application code during synthesis.

If the processor-internal IMEM is implemented, it is located right at the base address of the instruction address space (default <code>ispace\_base\_c = 0x000000000</code>). Vice versa, the processor-internal data memory is located right at the beginning of the data address space (default <code>dspace\_base\_c = 0x800000000</code>) when implemented.

## 3.4.4. External Memory/Bus Interface

Any CPU access (data or instructions), which does not fulfill one of the following conditions, is forwarded to the Processor-External Memory Interface (WISHBONE) (AXI4-Lite):

- access to the processor-internal IMEM and processor-internal IMEM is implemented
- access to the processor-internal DMEM and processor-internal DMEM is implemented
- access to the bootloader ROM and beyond → addresses >= BOOTROM\_BASE (default 0xFFFF0000) will never be forwarded to the external memory interface

The external bus interface is available when the *MEM\_EXT\_EN* generic is *true*. If this interface is deactivated, any access exceeding the internal memories or peripheral devices will trigger a bus access fault exception. If *MEM\_EXT\_TIMEOUT* is greater than zero any external bus access that is not acknowledged or terminated within *MEM\_EXT\_TIMEOUT* clock cycles will auto-timeout and raise the according bus fault exception.

## 3.5. Processor-Internal Modules

Basically, the processor is a SoC consisting of the NEORV32 CPU, peripheral/IO devices, embedded memories, an external memory interface and a bus infrastructure to interconnect all units. Additionally, the system implements an internal reset generator and a global clock generator/divider.

#### **Internal Reset Generator**

Most processor-internal modules – except for the CPU and the watchdog timer – do not have a dedicated reset signal. However, all devices can be reset by software by clearing the corresponding unit's control register. The automatically included application start-up code will perform such a software-reset of all modules to ensure a clean system reset state. The hardware reset signal of the processor can either be triggered via the external reset pin (rstn\_i, low-active) or by the internal watchdog timer (if implemented). Before the external reset signal is applied to the system, it is filtered (so no spike can generate a reset, a minimum active reset period of one clock cycle is required) and extended to have a minimal duration of four clock cycles.

#### **Internal Clock Divider**

An internal clock divider generates 8 clock signals derived from the processor's main clock input clk\_i. These derived clock signals are not actual *clock signals*. Instead, they are derived from a simple counter and are used as "clock enable" signal by the different processor modules. Thus, the whole design operates using only the main clock signal (single clock domain). Some of the processor peripherals like the Watchdog or the UARTs can select one of the derived clock enabled signals for their internal operation. If none of the connected modules require a clock signal from the divider, it is automatically deactivated to reduce dynamic power.

The peripheral devices, which feature a time-based configuration, provide a three-bit prescaler select in their according control register to select one out of the eight available clocks. The mapping of the prescaler select bits to the actually obtained clock are shown in the table below. Here, f represents the processor main clock from the top entity's clk\_i signal.

Prescaler bits:	0Ь000	0b001	0b010	0b011	0b100	0b101	0b110	0b111
Resulting clock:	<i>f</i> /2	f/4	<i>f</i> /8	f/64	f/128	f/1024	f/2048	f/4096

#### Peripheral / IO Devices

The processor-internal peripheral/IO devices are located at the end of the 32-bit address space at base address *0xFFFFF00*. A region of 256 bytes is reserved for this devices. Hence, all peripheral/IO devices are accessed using a memory-mapped scheme. A special linker script as well as the NEORV32 core software library abstract the specific memory layout for the user.



When accessing an IO device that hast not been implemented (via the according  $IO_x\_EN$  generic), a load/store access fault exception is triggered.



The peripheral/IO devices can only be written in full-word mode (i.e. 32-bit). Byte or half-word (8/16-bit) writes will trigger a store access fault exception. Read accesses are not size constrained. Processor-internal memories as well as modules connected to the external memory interface can still be written with a byte-wide granularity.



You should use the provided core software library to interact with the peripheral devices. This prevents incompatibilities with future versions, since the hardware driver functions handle all the register and register bit accesses.



Most of the IO devices do not have a hardware reset. Instead, the devices are reset via software by writing zero to the unit's control register. A general software-based reset of all devices is done by the application start-up code crt0.S.

#### Nomenclature for the Peripheral / IO Devices Listing

Each peripheral device chapter features a register map showing accessible control and data registers of the according device including the implemented control and status bits. You can directly interact with these registers/bits via the provided *C-code defines*. These defines are set in the main processor core library include file sw/lib/include/neorv32.h. The registers and/or register bits, which can be accessed directly using plain C-code, are marked with a "[C]".

Not all registers or register bits can be arbitrarily read/written. The following read/write access types are available:

- r/w registers / bits can be read and written
- r/- registers / bits are read-only; any write access to them has no effect
- -/w these registers / bits are write-only; they auto-clear in the next cycle and are always read as zero



Bits / registers that are not listed in the register map tables are not (yet) implemented. These registers / bits are always read as zero. A write access to them has no effect, but user programs should only write zero to them to keep compatible with future extension.



When writing to read-only registers, the access is nevertheless acknowledged, but no actual data is written. When reading data from a write-only register the result is undefined.

## 3.5.1. Instruction Memory (IMEM)

Hardware source file(s): neorv32 imem.vhd

Software driver file(s): none implicitly used

Top entity port: none

Configuration generics: MEM\_INT\_IMEM\_EN implement processor-internal IMEM

when true

MEM\_INT\_IMEM\_SIZE IMEM size in bytes

MEM\_INT\_IMEM\_ROM implement IMEM as ROM when true

CPU interrupts: none

Implementation of the processor-internal instruction memory is enabled via the processor's *MEM\_INT\_IMEM\_EN* generic. The size in bytes is defined via the *MEM\_INT\_IMEM\_SIZE* generic. If the IMEM is implemented, the memory is mapped into the instruction memory space and located right at the beginning of the instruction memory space (default ispace\_base\_c = 0x000000000).

By default, the IMEM is implemented as RAM, so the content can be modified during run time. This is required when using a bootloader that can update the content of the IMEM at any time. If you do not need the bootloader anymore – since your application development has completed and you want the program to permanently reside in the internal instruction memory – the IMEM can also be implemented as true *read-only* memory. In this case set the *MEM\_INT\_IMEM\_ROM* generic of the processor's top entity to *true*.

When the IMEM is implemented as ROM, it will be initialized during synthesis with the actual application program image. The compiler toolchain will generate a VHDL initialization file rtl/core/neorv32\_application\_image.vhd, which is automatically inserted into the IMEM. If the IMEM is implemented as RAM (default), the memory will **not be initialized** at all.

## 3.5.2. Data Memory (DMEM)

Hardware source file(s): neorv32\_dmem.vhd

Software driver file(s): none implicitly used

Top entity port: none

Configuration generics: MEM\_INT\_DMEM\_EN implement processor-internal DMEM

when true

*MEM\_INT\_DMEM\_SIZE* DMEM size in bytes

CPU interrupts: none

Implementation of the processor-internal data memory is enabled via the processor's  $MEM\_INT\_DMEM\_EN$  generic. The size in bytes is defined via the  $MEM\_INT\_DMEM\_SIZE$  generic. If the DMEM is implemented, the memory is mapped into the data memory space and located right at the beginning of the data memory space (default dspace\_base\_c = 0x80000000). The DMEM is always implemented as RAM.

## 3.5.3. Bootloader ROM (BOOTROM)

Hardware source file(s): neorv32\_boot\_rom.vhd

Software driver file(s): none implicitly used

Top entity port: none

Configuration generics: BOOTLOADER\_EN implement processor-internal

bootloader when true

CPU interrupts: none

As the name already suggests, the boot ROM contains the read-only bootloader image. When the bootloader is enabled via the *BOOTLOADER\_EN* generic it is directly executed after system reset.

The bootloader ROM is located at address 0xFFFF0000. This location is fixed and the bootloader ROM size must not exceed 32kB. The bootloader read-only memory is automatically initialized during synthesis via the rtl/core/neorv32\_bootloader\_image.vhd file, which is generated when compiling and installing the bootloader sources.

The bootloader ROM address space cannot be used for other applications even when the bootloader is not implemented.

#### **Boot Configuration**

If the bootloader is implemented, the CPU starts execution after reset right at the beginning of the boot ROM. If the bootloader is not implemented, the CPU starts execution at the beginning of the instruction memory space (defined via <code>ispace\_base\_c</code> constant in the <code>neorv32\_package.vhd</code> VHDL package file, default <code>ispace\_base\_c</code> = 0x000000000). In this case, the instruction memory has to contain a valid executable – either by using the internal IMEM with an initialization during synthesis or by a user-defined initialization process.



See section Bootloader for more information regarding the bootloader's boot process and configuration options.

## 3.5.4. Processor-Internal Instruction Cache (iCACHE)

Hardware source file(s): neorv32\_icache.vhd

Software driver file(s): none implicitly used

Top entity port: none

Configuration generics: ICACHE\_EN implement processor-internal

instruction cache when true

ICACHE\_NUM\_BLOCKS number of cache blocks (pages/lines)

ICACHE\_BLOCK\_SIZE size of a cache block in bytes

ICACHE\_ASSOCIATIVITY associativity / number of sets

CPU interrupts: none

The processor features an optional cache for instructions to compensate memories with high latency. The cache is directly connected to the CPU's instruction fetch interface and provides a full-transparent buffering of instruction fetch accesses to the entire 4GB address space.



The instruction cache is intended to accelerate instruction fetch via the external memory interface. Since all processor-internal memories provide an access latency of one cycle (by default), caching internal memories does not bring any performance gain. However, it *might* reduce traffic on the processor-internal bus.

The cache is implemented if the *ICACHE\_EN* generic is true. The size of the cache memory is defined via *ICACHE\_BLOCK\_SIZE* (the size of a single cache block/page/line in bytes; has to be a power of two and >= 4 bytes), *ICACHE\_NUM\_BLOCKS* (the total amount of cache blocks; has to be a power of two and >= 1) and the actual cache associativity *ICACHE\_ASSOCIATIVITY* (number of sets; 1 = direct-mapped, 2 = 2-way set-associative, has to be a power of two and >= 1).

If the cache associativity (*ICACHE\_ASSOCIATIVITY*) is > 1 the LRU replacement policy (least recently used) is used.



Keep the features of the targeted FPGA's memory resources (block RAM) in mind when configuring the cache size/layout to maximize and optimize resource utilization.

By executing the ifence.i instruction (Zifencei CPU extension) the cache is cleared and a reload from main memory is forced. Among other things, this allows to implement self-modifying code.

#### **Bus Access Fault Handling**

The cache always loads a complete cache block (*ICACHE\_BLOCK\_SIZE* bytes) aligned to the size of a cache block if a miss is detected. If any of the accessed addresses within a single block do not successfully acknowledge (i.e. issuing an error signal or timing out) the whole cache block is invalidate and any access to an address within this cache block will also raise an instruction fetch bus error fault exception.

## 3.5.5. Processor-External Memory Interface (WISHBONE) (AXI4-Lite)

neorv32\_wishbone.vhd Hardware source file(s): Software driver file(s): implicitly used none wb\_tag\_o Top entity port: request tag output (3-bit) wb\_adr\_o address output (32-bit) wb dat i data input (32-bit) wb dat o data output (32-bit) wb\_we\_o write enable (1-bit) wb sel o byte enable (4-bit) wb\_stb\_o strobe (1-bit) wb\_cyc\_o valid cycle (1-bit) wb\_lock\_o exclusive access request (1-bit) wb\_ack\_i acknowledge (1-bit) wb\_err\_i bus error (1-bit) fence\_o an executed fence instruction fencei\_o an executed fence, i instruction Configuration generics: MEM\_EXT\_EN enable external memory interface when true number of clock cycles after which an *MEM\_EXT\_TIMEOUT* unacknowledged external bus access will auto-terminate (0 = disabled) wb\_pipe\_mode\_c when false (default): classic/standard Configuration constants in VHDL package file Wishbone protocol; when true: neorv32\_package.vhd: pipelined Wishbone protocol xbus\_big\_endian\_c byte-order (Endianness) of external memory interface (true=BIG (default), false=little) CPU interrupts: none

The external memory interface uses the Wishbone interface protocol. The external interface port is available when the *MEM\_EXT\_EN* generic is *true*. This interface can be used to attach external memories, custom hardware accelerators additional IO devices or all other kinds of IP blocks. All memory accesses from the CPU, that do not target the internal bootloader ROM, the internal IO region or the internal data/instruction memories (if implemented at all) are forwarded to the Wishbone gateway and thus to the external memory interface.



When using the default processor setup, all access addresses between 0x00000000 and 0xffff0000 (= beginning of processor-internal BOOT ROM) are delegated to the external memory / bus interface if they are not targeting the (actually enabled/implemented) processor-internal instruction memory (IMEM) or the (actually enabled/implemented) processor-internal data memory (DMEM). See section Address Space for more information.

#### Wishbone Bus Protocol

The external memory interface either uses **standard** ("classic") Wishbone transactions (default) or **pipelined** Wishbone transactions. The transaction protocol is configured via the wb\_pipe\_mode\_c constant in the in the main VHDL package file (rtl/neorv32\_package.vhd):

```
-- (external) bus interface -- constant wb_pipe_mode_c : boolean := false;
```

When wb\_pipe\_mode\_c is disabled, all bus control signals including *STB* are active (and stable) until the transfer is acknowledged/terminated. If wb\_pipe\_mode\_c is enabled, all bus control except *STB* are active (and stable) until the transfer is acknowledged/terminated. In this case, *STB* is active only during the very first bus clock cycle.




Table 27. Exemplary Wishbone bus accesses using "classic" and "pipelined" protocol

A detailed description of the implemented Wishbone bus protocol and the according interface signals can be found in the data sheet "Wishbone B4 – WISHBONE System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores". A copy of this document can be found in the docs folder of this project.

#### **Interface Latency**

The Wishbone gateway introduces two additional latency cycles: Processor-outgoing and -incoming signals are fully registered. Thus, any access from the CPU to a processor-external devices requires +2 clock cycles.

#### **Bus Access Timeout**

The Wishbone bus interface provides an option to configure a bus access timeout counter. The *MEM\_EXT\_TIMEOUT* top generic is used to specify the *maximum* time (in clock cycles) a bus access can be pending before it is automatically terminated. If *MEM\_EXT\_TIMEOUT* is set to zero, the timeout disabled an a bus access can take an arbitrary number of cycles to complete.

When *MEM\_EXT\_TIMEOUT* is greater than zero, the WIshbone adapter starts an internal countdown whenever the CPU accesses a memory address via the external memory interface. If the accessed memory / device does not acknowledge (via wb\_ack\_i) or terminate (via wb\_err\_i) the transfer within *MEM\_EXT\_TIMEOUT* clock cycles, the bus access is automatically canceled (setting wb\_cyc\_o low again) and a load/store/instruction fetch bus access fault exception is raised.



This feature can be used as **safety guard** if the external memory system does not check for "address space holes". That means that addresses, which do not belong to a certain memory or device, do not permanently stall the processor due to an unacknowledged/unterminated bus access. If the external memory system can guarantee to access **any** bus access (even it targets an unimplemented address) the timeout feature should be disabled (*MEM\_EXT\_TIMEOUT* = 0).

#### Wishbone Tag

The 3-bit wishbone wb\_tag\_o signal provides additional information regarding the access type. This signal is compatible to the AXI4 *AxPROT* signal.

- wb\_tag\_o(0) 1: privileged access (CPU is in machine mode); 0: unprivileged access
- wb\_tag\_o(1) always zero (indicating "secure access")
- wb\_tag\_o(2) 1: instruction fetch access, 0: data access

#### **Exclusive / Atomic Bus Access**

If the atomic memory access CPU extension (via *CPU\_EXTENSION\_RISCV\_A*) is enabled, the CPU can request an atomic/exclusive bus access via the external memory interface.

The load-reservate instruction (lr.w) will set the wb\_lock\_o signal telling the bus interconnect to establish a reservation for the current accessed address (start of an exclusive access). This signal will stay asserted until another memory access instruction is executed (for example a sc.w).

The memory system has to make sure that no other entity can access the reservated address until wb\_lock\_o is released again. If this attempt fails, the memory system has to assert wb\_err\_i in order to indicate that the reservation was broken.



See section Bus Interface for the CPU bus interface protocol.

#### **Endianness**

The NEORV32 CPU and the Processor setup are BIG-endian architectures. However, to allow a

connection to a little-endian memory system the external bus interface provides an Endianness configuration. The Endianness can be configured via the global xbus\_big\_endian\_c constant in the main VHDL package file (rtl/neorv32\_package.vhd). By default, the external memory interface uses BIG-endian byte-order.


```
-- (external) bus interface --
constant xbus_big_endian_c : boolean := true;
```

Application software can check the Endianness configuration of the external bus interface via the *SYSINFO\_FEATURES\_MEM\_EXT\_ENDIAN* flag in the processor's SYSINFO module (see section System Configuration Information Memory (SYSINFO) for more information).

#### **AXI4-Lite Connectivity**

The AXI4-Lite wrapper (rtl/top\_templates/neorv32\_top\_axi4lite.vhd) provides a Wishbone-to-AXI4-Lite bridge, compatible with Xilinx Vivado (IP packager and block design editor). All entity signals of this wrapper are of type std\_logic or std\_logic\_vector, respectively.

The AXI Interface has been verified using Xilinx Vivado IP Packager and Block Designer. The AXI interface port signals are automatically detected when packaging the core.



Example AXI SoC using Xilinx Vivado



Using the auto-termination timeout feature (*MEM\_EXT\_TIMEOUT* greater than zero) is **not AXI4 compliant** as the AXI protocol does not support canceling of bus transactions. Therefore, the NEORV32 top wrapper with AXI4-Lite interface (rtl/top\_templates/neorv32\_top\_axi4lite) configures *MEM\_EXT\_TIMEOUT* = 0 by default.

## 3.5.6. General Purpose Input and Output Port (GPIO)

Hardware source file(s): neorv32\_gpio.vhd

Software driver file(s): neorv32\_gpio.c

neorv32\_gpio.h

Top entity port: 9pio\_0 32-bit parallel output port

gpio\_i 32-bit parallel input port

Configuration generics: IO\_GPIO\_EN implement GPIO port when true

CPU interrupts: FIRQ channel 8 pin-change interrupt (see Processor

Interrupts)

#### **Theory of Operation**

The general purpose parallel IO port unit provides a simple 32-bit parallel input port and a 32-bit parallel output port. These ports can be used chip-externally (for example to drive status LEDs, connect buttons, etc.) or system-internally to provide control signals for other IP modules. When the modules is disabled for implementation the GPIO output port is tied to zero.

## **Pin-Change Interrupt**

The parallel input port <code>gpio\_i</code> features a single pin-change interrupt. Whenever an input pin has a low-to-high or high-to-low transition, the interrupt is triggered. By default, the pin-change interrupt is disabled and can be enabled using a bit mask that has to be written to the <code>GPIO\_INPUT</code> register. Each set bit in this mask enables the pin-change interrupt for the corresponding input pin. If more than one input pin is enabled for triggering the pin-change interrupt, any transition on one of the enabled input pins will trigger the CPU's pinchange interrupt. If the modules is disabled for implementation, the pin-change interrupt is also permanently disabled.

Table 28. GPIO unit register map

Address	Name [C]	Bit(s)	R/W	Function
0xffffff80	GPIO_INPUT	31:0	r/-	parallel input port
		31:0	-/w	parallel input pin-change IRQ enable mask
0xffffff84	GPIO_OUTPUT	31:0	r/w	parallel output port

## 3.5.7. Watchdog Timer (WDT)

Hardware source file(s): neorv32\_wdt.vhd

Software driver file(s): neorv32\_wdt.c

neorv32\_wdt.h

Top entity port: none

Configuration generics: IO\_WDT\_EN implement GPIO port when true

CPU interrupts: FIRQ channel 0 watchdog timer overflow (see

**Processor Interrupts)** 

#### **Theory of Operation**

The watchdog (WDT) provides a last resort for safety-critical applications. The WDT has an internal 20-bit wide counter that needs to be reset every now and then by the user program. If the counter overflows, either a system reset or an interrupt is generated (depending on the configured operation mode).

Configuration of the watchdog is done by a single control register *WDT\_CT*. The watchdog is enabled by setting the *WDT\_CT\_EN* bit. The clock used to increment the internal counter is selected via the 3-bit *WDT\_CT\_CLK\_SELx* prescaler:

WDT_CT_CLK_SELx	Main clock prescaler	Timeout period in clock cycles
0b000	2	2 097 152
0b001	4	4 194 304
0b010	8	8 388 608
0b011	64	67 108 864
0b100	128	134 217 728
0b101	1024	1 073 741 824
0b110	2048	2 147 483 648
0b111	4096	4 294 967 296

Whenever the internal timer overflows the watchdog executes one of two possible actions: Either a hard processor reset is triggered or an interrupt is requested at CPU's fast interrupt channel #0. The WDT\_CT\_MODE bit defines the action to be taken on an overflow: When cleared, the Watchdog will trigger an IRQ, when set the WDT will cause a system reset. The configured actions can also be triggered manually at any time by setting the WDT\_CT\_FORCE bit. The watchdog is reset by setting the WDT\_CT\_RESET bit.

The cause of the last action of the watchdog can be determined via the *WDT\_CT\_RCAUSE* flag. If this flag is zero, the processor has been reset via the external reset signal. If this flag is set the last system reset was initiated by the watchdog.

The Watchdog control register can be locked in order to protect the current configuration. The lock is activated by setting bit *WDT\_CT\_LOCK*. In the locked state any write access to the configuration flags is ignored (see table below, "accessible if locked"). Read accesses to the control register are not effected. The lock can only be removed by a system reset (via external reset signal or via a watchdog reset action).

Table 29. WDT register map

Address	Name [C]	Bit(s), Name [C]	R/W	Writable if locked	Function
0xffffff8c	WDT_CT	0 WDT_CT_EN	r/w	no	watchdog enable
		1 WDT_CT_CLK_SEL0	r/w	no	3-bit clock prescaler
		2 WDT_CT_CLK_SEL1	r/w	no	select
		3 WDT_CT_CLK_SEL2	r/w	no	
		4 WDT_CT_MODE	r/w	overflow action: 1=reset, 0=IRQ	
		5 WDT_CT_RCAUSE	r/-	-	cause of last system reset: 0=caused by external reset signal, 1=caused by watchdog
		6 WDT_CT_RESET	-/w	yes	watchdog reset when set, auto-clears
		7 WDT_CT_FORCE	-/w	yes	force configured watchdog action when set, auto-clears
		8 WDT_CT_LOCK	r/w	no	lock access to configuration when set, clears only on system reset (via external reset signal OR watchdog reset action = reset)

## 3.5.8. Machine System Timer (MTIME)

Hardware source file(s): neorv32 mtime.vhd

Software driver file(s): neorv32\_mtime.c

neorv32\_mtime.h

Top entity port: none

Configuration generics: IO\_MTIME\_EN implement MTIME when true

CPU interrupts: MTI machine timer interrupt (see

**Processor Interrupts**)

#### **Theory of Operation**

The MTIME machine system timer implements the memory-mapped MTIME timer from the official RISC-V specifications. This unit features a 64-bit system timer incremented with the primary processor clock.

The 64-bit system time can be accessed via the MTIME\_LO and MTIME\_HI memory-mapped registers (read/write) and also via the CPU's time[h] CSRs (read-only). A 64-bit time compare register – accessible via memory-mapped MTIMECMP\_LO and MTIMECMP\_HI registers – are used to configure an interrupt to the CPU. The interrupt is triggered whenever MTIME (high & low part) >= MTIMECMP (high & low part) and is directly forwarded to the CPU's MTI interrupt.



If the processor-internal **MTIME unit is NOT implemented**, the top's mtime\_i input signal is used to update the time[h] CSRs and the MTI machine timer interrupt) CPU interrupt is directly connected to the top's mtime\_irq\_i input.



The interrupt request is a single-shot signal, so the CPU is triggered once if the system time is greater than or equal to the compare time. Hence, another MTIME IRQ is only possible when updating MTIMECMP.

The 64-bit counter and the 64-bit comparator are implemented as 2×32-bit counters and comparators with a registered carry to prevent a 64-bit carry chain and thus, to simplify timing closure.

Address Name [C] **Bits** R/W Function 0xffffff90  $MTIME\_LO$ 31:0 r/w machine system time, low word 0xffffff94 MTIME\_HI 31:0 r/w machine system time, high word 0xffffff98 MTIMECMP\_LO 31:0 time compare, low word r/w 0xffffff9c MTIMECMP\_HI 31:0 r/w time compare, high word

Table 30. MTIME register map

## 3.5.9. Primary Universal Asynchronous Receiver and Transmitter (UART0)

Hardware source file(s): neorv32\_uart.vhd

Software driver file(s): neorv32\_uart.c

neorv32\_uart.h

Top entity port: uart0\_txd\_0 serial transmitter output UART0

uart0\_rxd\_i serial receiver input UART0

uart0\_rts\_o flow control: RX ready to receive

uart0\_cts\_i flow control: TX allowed to send

Configuration generics: IO\_UARTO\_EN implement UARTO when true

CPU interrupts: fast IRQ channel 2 RX done interrupt

fast IRQ channel 3 TX done interrupt (see Processor

Interrupts)



Please note that ALL default example programs and software libraries of the NEORV32 software framework (including the bootloader and the runtime environment) use the primary UART (*UARTO*) as default user console interface. For compatibility, all C-language function calls to neorv32\_uart\_\* are mapped to the according primary UART (*UARTO*) neorv32\_uart0\_\* functions.

## **Theory of Operation**

In most cases, the UART is a standard interface used to establish a communication channel between the computer/user and an application running on the processor platform. The NEORV32 UARTs features a standard configuration frame configuration: 8 data bits, an optional parity bit (even or odd) and 1 stop bit. The parity and the actual Baudrate are configurable by software.

The UART0 is enabled by setting the *UART\_CT\_EN* bit in the UART control register *UART0\_CT*. The actual transmission Baudrate (like 19200) is configured via the 12-bit *UART\_CT\_BAUDxx* baud prescaler (baud\_rate) and the 3-bit *UART\_CT\_PRSCx* clock prescaler.

Table 31. UART prescaler configuration

UART_CT_PRSCx	0b000	0b001	0b010	0Ь011	0b100	0b101	0b110	0b111
Resulting clock_prescaler	2	4	8	64	128	1024	2048	4096

**Baudrate** = (f<sub>main</sub>[Hz] / clock\_prescaler) / (baud\_rate + 1)

A new transmission is started by writing the data byte to be send to the lowest byte of the *UARTO\_DATA* register. The transfer is completed when the *UART\_CT\_TX\_BUSY* control register flag returns to zero. A new received byte is available when the *UART\_DATA\_AVAIL* flag of the UARTO\_DATA register is set. A "frame error" in a received byte (broken stop bit) is indicated via the *UART\_DATA\_FERR* flag in the UARTO\_DATA register.

#### **RX Double-Buffering**

The UART receive engine provides a simple data buffer with two entries. These two entries are transparent for the user. The transmitting device can send up to 2 chars to the UART without risking data loss. If another char is sent before at least one char has been read from the buffer data loss occurs. This situation can be detected via the receiver overrun flag *UART\_DATA\_OVERR* in the *UARTO\_DATA* register. The flag is automatically cleared after reading *UARTO\_DATA*.

#### **Parity Modes**

The parity flag is added if the *UART\_CT\_PMODE1* flag is set. When *UART\_CT\_PMODE0* is zero the UART operates in "even parity" mode. If this flag is set, the UART operates in "odd parity" mode. Parity errors in received data are indicated via the *UART\_DATA\_PERR* flag in the *UART\_DATA* registers. This flag is updated with each new received character. A frame error in the received data (i.e. stop bit is not set) is indicated via the *UART\_DATA\_FERR* flag in the *UARTO\_DATA*. This flag is also updated with each new received character

#### Hardware Flow Control - RTS/CTS

The UART supports hardware flow control using the standard CTS (clear to send) and/or RTS (ready to send / ready to receive "RTR") signals. Both hardware control flow mechanisms can be individually enabled.

If **RTS hardware flow control** is enabled by setting the *UART\_CT\_RTS\_EN* control register flag, the UART will pull the <u>uart0\_rts\_o</u> signal low if the UART's receiver is idle and no received data is waiting to get read by application software. As long as this signal is low the connected device can send new data. <u>uart0\_rts\_o</u> is always LOW if the UART is disabled.

The RTS line is de-asserted (going high) as soon as the start bit of a new incoming char has been detected. The transmitting device continues sending the current char and can also send another char (due to the RX double-buffering), which is done by most terminal programs. Any additional data send when RTS is still asserted will override the RX input buffer causing data loss. This will set the *UART\_DATA\_OVERR* flag in the *UARTO\_DATA* register. Any read access to this register clears the flag again.

If **CTS hardware flow control** is enabled by setting the *UART\_CT\_CTS\_EN* control register flag, the UART's transmitter will not start sending a new char until the <code>uart0\_cts\_i</code> signal goes low. If a new data to be send is written to the UART data register while <code>uart0\_cts\_i</code> is not asserted (=low), the UART will wait for <code>uart0\_cts\_i</code> to become asserted (=high) before sending starts. During this time, the UART busy flag <code>UART\_CT\_TX\_BUSY</code> remains set.

If uart0\_cts\_i is asserted, no new data transmission will be started by the UART. The state of the uart0\_cts\_i signals has no effect on a transmission being already in progress.

Signal changes on uart0\_cts\_i during an active transmission are ignored. Application software can check the current state of the uart0\_cts\_o input signal via the UART\_CT\_CTS control register flag.



Please note that – just like the RXD and TXD signals – the RTS and CTS signals have to be **cross**-coupled between devices.

#### **Interrupts**

The UART features two interrupts: the "TX done interrupt" is triggered when a transmit operation (sending) has finished. The "RX done interrupt" is triggered when a data byte has been received. If the UART0 is not implemented, the UART0 interrupts are permanently tied to zero.



The UART's RX interrupt is always triggered when a new data word has arrived – regardless of the state of the RX double-buffer.

#### **Simulation Mode**

The default UARTO operation will transmit any data written to the *UARTO\_DATA* register via the serial TX line at the defined baud rate. Even though the default testbench provides a simulated UARTO receiver, which outputs any received char to the simulator console, such a transmission takes a lot of time. To accelerate UARTO output during simulation (and also to dump large amounts of data for further processing like verification) the UARTO features a **simulation mode**.

The simulation mode is enabled by setting the *UART\_CT\_SIM\_MODE* bit in the UARTO's control register *UARTO\_CT*. Any other UARTO configuration bits are irrelevant, but the UARTO has to be enabled via the *UART\_CT\_EN* bit. When the simulation mode is enabled, any written char to *UARTO\_DATA* (bits 7:0) is directly output as ASCII char to the simulator console. Additionally, all text is also stored to a text file neorv32.uart0.sim\_mode.text.out in the simulation home folder. Furthermore, the whole 32-bit word written to *UARTO\_DATA* is stored as plain 8-char hexadecimal value to a second text file neorv32.uart0.sim\_mode.data.out also located in the simulation home folder.

If the UART is configured for simulation mode there will be **NO physical UARTO transmissions via** uart0\_txd\_o at all. Furthermore, no interrupts (RX done or TX done) will be triggered in any situation.



More information regarding the simulation-mode of the UARTO can be found in section Simulating the Processor.

Table 32. UART0 register map

Address	Name [C]	Bit(s), Name [C]	R/ W	Function
0xffffffa0	UARTO_CT	11:0 UART_CT_BAUDxx	r/w	12-bit BAUD value configuration value
		12 UART_CT_SIM_MODE	r/w	enable <b>simulation mode</b>
		20 UART_CT_RTS_EN	r/w	enable RTS hardware flow control
		21 UART_CT_CTS_EN	r/w	enable CTS hardware flow control
		22 UART_CT_PMODE0	r/w	parity bit enable and configuration (00 /01= no parity; 10=even parity; 11=odd
		23 UART_CT_PMODE1	r/w	parity)
		24 UART_CT_PRSC0	r/w	3-bit baudrate clock prescaler select
		25 UART_CT_PRSC1	r/w	
		26 UART_CT_PRSC2	r/w	
		27 UART_CT_CTS	r/-	current state of UART's CTS input signal
		28 UART_CT_EN	r/w	UART enable
		31 UART_CT_TX_BUSY	r/-	trasmitter busy flag
0xffffffa4	UARTO_DATA	7:0 UART_DATA_MSB: UART_DATA_LSB	r/w	receive/transmit data (8-bit)
		31:0 -	-/w	simulation data output
		28 UART_DATA_PERR	r/-	RX parity error
		29 UART_DATA_FERR	r/-	RX data frame error (stop bit nt set)
		30 UART_DATA_OVERR	r/-	RX data overrun
		31 UART_DATA_AVAIL	r/-	RX data available when set

# 3.5.10. Secondary Universal Asynchronous Receiver and Transmitter (UART1)

Hardware source file(s): neorv32\_uart.vhd

Software driver file(s): neorv32\_uart.c

neorv32\_uart.h

Top entity port: uart1\_txd\_0 serial transmitter output UART1

uart1\_rxd\_i serial receiver input UART1

uart1\_rts\_o flow control: RX ready to receive

uart1\_cts\_i flow control: TX allowed to send

Configuration generics: IO\_UART1\_EN implement UART1 when true

CPU interrupts: fast IRQ channel 4 RX done interrupt

fast IRQ channel 5 TX done interrupt (see Processor

Interrupts)

### **Theory of Operation**

The secondary UART (UART1) is functional identical to the primary UART (Primary Universal Asynchronous Receiver and Transmitter (UART0)). Obviously, UART1 has different addresses for thw control register (*UART1\_CT*) and the data register (*UART1\_DATA*) – see the register map below. However, the register bits/flags use the same bit positions and naming. Furthermore, the "RX done" and "TX done" interrupts are mapped to different CPU fast interrupt channels.

#### **Simulation Mode**

The secondary UART (UART1) provides the same simulation options as the primary UART. However, output data is written to UART1-specific files: neorv32.uart1.sim\_mode.text.out is used to store plain ASCII text and neorv32.uart1.sim\_mode.data.out is used to store full 32-bit hexadecimal encoded data words.

Table 33. UART1 register map

Address	Name [C]	Bit(s), Name [C]	R/ W	Function
0xffffffd0	UART1_CT	11:0 UART_CT_BAUDxx	r/w	12-bit BAUD value configuration value
		12 UART_CT_SIM_MODE	r/w	enable <b>simulation mode</b>
		20 UART_CT_RTS_EN	r/w	enable RTS hardware flow control
		21 UART_CT_CTS_EN	r/w	enable CTS hardware flow control
		22 UART_CT_PMODE0	r/w	parity bit enable and configuration (00 /01= no parity; 10=even parity; 11=odd
		23 UART_CT_PMODE1	r/w	parity)
		24 UART_CT_PRSC0	r/w	3-bit baudrate clock prescaler select
		25 UART_CT_PRSC1	r/w	
		26 UART_CT_PRSC2	r/w	
		27 UART_CT_CTS	r/-	current state of UART's CTS input signal
		28 UART_CT_EN	r/w	UART enable
		31 UART_CT_TX_BUSY	r/-	trasmitter busy flag
0xffffffd4	UART1_DATA	7:0 UART_DATA_MSB: UART_DATA_LSB	r/w	receive/transmit data (8-bit)
		31:0 -	-/w	simulation data output
		28 UART_DATA_PERR	r/-	RX parity error
		29 UART_DATA_FERR	r/-	RX data frame error (stop bit nt set)
		30 UART_DATA_OVERR	r/-	RX data overrun
		31 UART_DATA_AVAIL	r/-	RX data available when set

## 3.5.11. Serial Peripheral Interface Controller (SPI)

Hardware source file(s):	neorv32_spi.vhd	
Software driver file(s):	neorv32_spi.c	
	neorv32_spi.h	
Top entity port:	spi_sck_o	1-bit serial clock output
	spi_sdo_i	1-bit serial data output
	spi_sdi_o	1-bit serial data input
	spi_csn_i	8-bit dedicated chip select (low-active)
Configuration generics:	IO_SPI_EN	implement SPI controller when <i>true</i>
CPU interrupts:	fast IRQ channel 6	transmission done interrupt (see Processor Interrupts)

#### **Theory of Operation**

SPI is a synchronous serial transmission interface. The NEORV32 SPI transceiver allows 8-, 16-, 24and 32- bit long transmissions. The unit provides 8 dedicated chip select signals via the top entity's spi\_csn\_o signal.

The SPI unit is enabled via the SPI\_CT\_EN bit in the SPI\_CT control register. The idle clock polarity is configured via the SPI\_CT\_CPHA bit and can be low (0) or high (1) during idle. The data quantity to be transferred within a single transmission is defined via the SPI\_CT\_SIZEx bits. The unit supports 8-bit (00), 16-bit (01), 24- bit (10) and 32-bit (11) transfers. Whenever a transfer is completed, the "transmission done interrupt" is triggered. A transmission is still in progress as long as the SPI\_CT\_BUSY flag is set.

The SPI controller features 8 dedicated chip-select lines. These lines are controlled via the control register's SPI\_CT\_CSx bits. When a specifc SPI\_CT\_CSx bit is set, the according chip select line spi\_csn\_o(x) goes low (low-active chip select lines).

The SPI clock frequency is defined via the 3-bit SPI\_CT\_PRSCx clock prescaler. The following prescalers are available:

SPI\_CT\_PRSCx 0b000 0b001 0b010 0b011 0b100 0b101 0b110 0b111 2

8

64

128

1024

2048

4

Table 34. SPI prescaler configuration

Based on the  $SPI\_CT\_PRSCx$  configuration, the actual SPI clock frequency  $f_{SPI}$  is derived from the processor's main clock  $f_{main}$  and is determined by:

 $f_{SPI} = f_{main}[Hz] / (2 * clock_prescaler)$ 

Resulting clock\_prescaler

A transmission is started when writing data to the SPI\_DATA register. The data must be LSB-aligned. So if the SPI transceiver is configured for less than 32-bit transfers data quantity, the transmit data

4096

must be placed into the lowest 8/16/24 bit of  $SPI\_DATA$ . Vice versa, the received data is also always LSB-aligned.

Table 35. SPI register map

Address	Name [C]	Bit(s), Name [C]	R/W	Function
0xffffffa8	SPI_CT	0 SPI_CT_CS0	r/w	Direct chip-select 07; setting spi_csn_o(x)
		1 SPI_CT_CS1	r/w	low when set
		2 SPI_CT_CS2	r/w	
		3 SPI_CT_CS3	r/w	
		4 SPI_CT_CS4	r/w	
		5 SPI_CT_CS5	r/w	
		6 SPI_CT_CS6	r/w	
		7 SPI_CT_CS7	r/w	
		8 SPI_CT_EN	r/w	SPI enable
		9 SPI_CT_CPHA	r/w	polarity of spi_sck_o when idle
		10 SPI_CT_PRSC0	r/w	3-bit clock prescaler select
		11 SPI_CT_PRSC1	r/w	
		12 SPI_CT_PRSC2	r/w	
		14 SPI_CT_SIZE0	r/w	transfer size (00=8-bit, 01=16-bit, 10=24-bit,
		15 SPI_CT_SIZE1	r/w	11=32-bit)
		31 SPI_CT_BUSY	r/-	transmission in progress when set
0xffffffac	SPI_DATA	31:0	r/w	receive/transmit data, LSB-aligned

## 3.5.12. Two-Wire Serial Interface Controller (TWI)

Hardware source file(s): neorv32\_twi.vhd

Software driver file(s): neorv32\_twi.c

neorv32\_twi.h

Top entity port: twi\_sda\_io 1-bit bi-directional serial data

twi\_scl\_io 1-bit bi-directional serial clock

Configuration generics: IO\_TWI\_EN implement TWI controller when true

CPU interrupts: fast IRQ channel 7 transmission done interrupt (see

**Processor Interrupts)** 

#### **Theory of Operation**

The two wire interface – also called "I<sup>2</sup>C" – is a quite famous interface for connecting several onboard components. Since this interface only needs two signals (the serial data line twi\_sda\_io and the serial clock line twi\_scl\_io) – despite of the number of connected devices – it allows easy interconnections of several peripheral nodes.

The NEORV32 TWI implements a **TWI controller**. It features "clock stretching" (if enabled via the control register), so a slow peripheral can halt the transmission by pulling the SCL line low. Currently, **no multi-controller support** is available. Also, the NEORV32 TWI unit cannot operate in peripheral mode.

The TWI is enabled via the *TWI\_CT\_EN* bit in the *TWI\_CT* control register. The user program can start / stop a transmission by issuing a START or STOP condition. These conditions are generated by setting the according bits (*TWI\_CT\_START* or *TWI\_CT\_STOP*) in the control register.

Data is send by writing a byte to the *TWI\_DATA* register. Received data can also be read from this register. The TWI controller is busy (transmitting data or performing a START or STOP condition) as long as the *TWI\_CT\_BUSY* bit in the control register is set.

An accessed peripheral has to acknowledge each transferred byte. When the  $TWI\_CT\_ACK$  bit is set after a completed transmission, the accessed peripheral has send an acknowledge. If it is cleared after a transmission, the peripheral has send a not-acknowledge (NACK). The NEORV32 TWI controller can also send an ACK by itself ("controller acknowledge MACK") after a transmission by pulling SDA low during the ACK time slot. Set the  $TWI\_CT\_MACK$  bit to activate this feature. If this bit is cleared, the ACK/NACK of the peripheral is sampled in this time slot instead (normal mode).

In summary, the following independent TWI operations can be triggered by the application program:

- send START condition (also as REPEATED START condition)
- send STOP condition
- send (at least) one byte while also sampling one byte from the bus



The serial clock (SCL) and the serial data (SDA) lines can only be actively driven low by the controller. Hence, external pull-up resistors are required for these lines.

The TWI clock frequency is defined via the 3-bit *TWI\_CT\_PRSCx* clock prescaler. The following prescalers are available:

Table 36. TWI prescaler configuration

TWI_CT_PRSCx	0b000	0b001	0b010	0b011	0b100	0b101	0b110	0b111
Resulting clock_prescaler	2	4	8	64	128	1024	2048	4096

Based on the  $TWI\_CT\_PRSCx$  configuration, the actual TWI clock frequency  $f_{\text{SCL}}$  is derived from the processor main clock  $f_{\text{main}}$  and is determined by:

 $f_{SCL} = f_{main}[Hz] / (4 * clock_prescaler)$ 

Table 37. TWI register map

Address	Name [C]	Bit(s), Name [C]	R/W	Function		
0xffffffb0	TWI_CT	0 TWI_CT_EN	r/w	TWI enable		
		1 TWI_CT_START	r/w	generate START condition		
		2 TWI_CT_STOP	r/w	generate STOP condition		
		3 TWI_CT_PRSC0	r/w	3-bit clock prescaler select		
		4 TWI_CT_PRSC1	r/w			
		5 TWI_CT_PRSC2	r/w			
		6 TWI_CT_MACK	r/w	generate controller ACK for each transmission ("MACK")		
		7 TWI_CT_CKSTEN	r/w	allow clock-stretching by peripherals when set		
		30 TWI_CT_ACK	r/-	ACK received when set		
		31 TWI_CT_BUSY	r/-	transfer/START/STOP in progress when set		
0xffffffb4	TWI_DATA	7:0 TWI_DATA_MSB: TWI_DATA_LSB_	r/w	receive/transmit data		

## 3.5.13. Pulse-Width Modulation Controller (PWM)

Hardware source file(s): neorv32\_pwm.vhd

Software driver file(s): neorv32\_pwm.c

neorv32\_pwm.h

Top entity port: PWM\_0 4-channel PWM output (1-bit per

channel)

Configuration generics: IO\_PWM\_EN implement PWM controller when true

CPU interrupts: none

#### **Theory of Operation**

The PWM controller implements a pulse-width modulation controller with four independent channels and 8- bit resolution per channel. It is based on an 8-bit counter with four programmable threshold comparators that control the actual duty cycle of each channel. The controller can be used to drive a fancy RGB-LED with 24- bit true color, to dim LCD back-lights or even for "analog" control. An external integrator (RC low-pass filter) can be used to smooth the generated "analog" signals.

The PWM controller is activated by setting the *PWM\_CT\_EN* bit in the module's control register *PWM\_CT*. When this bit is cleared, the unit is reset and all PWM output channels are set to zero. The 8-bit duty cycle for each channel, which represents the channel's "intensity", is defined via the according 8-bit\_ PWM\_DUTY\_CHx\_ byte in the *PWM\_DUTY* register. Based on the duty cycle *PWM\_DUTY\_CHx* the according intensity of each channel can be computed by the following formula:

Intensity<sub>x</sub> =  $PWM_DUTY_CHx / (2^8)$ 

The frequency of the generated PWM signals is defined by the PWM operating clock. This clock is derived from the main processor clock and divided by a prescaler via the 3-bit PWM\_CT\_PRSCx in the unit's control register. The following prescalers are available:

Table 38. PWM prescaler configuration

PWM_CT_PRSCx	0b000	0b001	0b010	0Ь011	0b100	0b101	0b110	0b111
Resulting clock_prescaler	2	4	8	64	128	1024	2048	4096

The resulting PWM frequency is defined by:

 $f_{PWM} = f_{main}[Hz] / (2^8 * clock_prescaler)$ 



A more sophisticated frequency generation option is provided by by the numerically-controlled oscillator module (see section [\_numerically\_controller\_oscillator\_nco]).

Table 39. PWM register map

Address	Name [C]	Bit(s), Name [C]	R/W	Function		
0xffffffb8   PWM_CT		0 PWM_CT_EN	r/w	TWI enable		
		1 PWM_CT_PRSC0	r/w	3-bit clock prescaler select		
		2 PWM_CT_PRSC1	r/w			
		3 PWM_CT_PRSC2	r/w			
0xffffffbc	PWM_DUTY	7:0 PWM_DUTY_CH0_MSB: PWM_DUTY_CH0_LSB	r/w	8-bit duty cycle for channel 0		
		15:8 PWM_DUTY_CH1_MSB: PWM_DUTY_CH1_LSB	r/w	8-bit duty cycle for channel 1		
		23:16 PWM_DUTY_CH2_MSB: PWM_DUTY_CH2_LSB	r/w	8-bit duty cycle for channel 2		
		31:24 PWM_DUTY_CH3_MSB: PWM_DUTY_CH3_LSB	r/w	8-bit duty cycle for channel 3		

## 3.5.14. True Random-Number Generator (TRNG)

Hardware source file(s): neorv32\_trng.vhd

Software driver file(s): neorv32\_trng.c

neorv32\_trng.h

Top entity port: none

Configuration generics: IO\_TRNG\_EN implement TRNG when true

CPU interrupts: none

#### **Theory of Operation**

The NEORV32 true random number generator provides *physical true random numbers* for your application. Instead of using a pseudo RNG like a LFSR, the TRNG of the processor uses a simple, straight-forward ring oscillator as physical entropy source. Hence, voltage and thermal fluctuations are used to provide true physical random data.



The TRNG features a platform independent architecture without FPGA-specific primitives, macros or attributes.

#### **Architecture**

The NEORV32 TRNG is based on simple ring oscillators, which are implemented as an inverter chain with an odd number of inverters. A **latch** is used to decouple each individual inverter. Basically, this architecture is some king of asynchronous LFSR.

The output of several ring oscillators are synchronized using two registers and are XORed together. The resulting output is de-biased using a von-Neumann randomness extractor. This de-biased output is further processed by a simple 8-bit Fibonacci LFSR to improve whitening. After at least 8 clock cycles the state of the LFSR is sampled and provided as final data output.

To prevent the synthesis tool from doing logic optimization and thus, removing all but one inverter, the TRNG uses simple latches to decouple an inverter and its actual output. The latches are reset when the TRNG is disabled and are enabled one by one by a "real" shift register when the TRNG is activated. This construct can be synthesized for any FPGA platform. Thus, the NEORV32 TRNG provides a platform independent architecture.

#### **TRNG Configuration**

The TRNG uses several ring-oscillators, where the next oscillator provides a slightly longer chain (more inverters) than the one before. This increment is constant for all implemented oscillators. This setup can be customized by modifying the "Advanced Configuration" constants in the TRNG's VHDL file:

• The num\_roscs\_c constant defines the total number of ring oscillators in the system.
num\_inv\_start\_c defines the number of inverters used by the first ring oscillators (has to be an odd number). Each additional ring oscillator provides num\_inv\_inc\_c more inverters that the one

before (has to be an even number).

• The LFSR-based post-processing can be deactivated using the lfsr\_en\_c constant. The polynomial tap mask of the LFSR can be customized using lfsr\_taps\_c.

### Using the TRNG

The TRNG features a single register for status and data access. When the *TRNG\_CT\_EN* control register bit is set, the TRNG is enabled and starts operation. As soon as the *TRNG\_CT\_VALID* bit is set, the currently sampled 8-bit random data byte can be obtained from the lowest 8 bits of the TRNG\_CT register (*TRNG\_CT\_DATA\_MSB* : *TRNG\_CT\_DATA\_LSB*). The *TRNG\_CT\_VALID* bit is automatically cleared when reading the control register.



The TRNG needs at least 8 clock cycles to generate a new random byte. During this sampling time the current output random data is kept stable in the output register until a valid sampling of the new byte has completed.

Randomness "Quality" I have not verified the quality of the generated random numbers (for example using NIST test suites). The quality is highly effected by the actual configuration of the TRNG and the resulting FPGA mapping/routing. However, generating larger histograms of the generated random number shows an equal distribution (binary average of the random numbers = 127). A simple evaluation test/demo program can be found in sw/example/demo\_trng.

Table 40. TRNG register map

Address	Name [C]	Bit(s), Name [C]	R/W	Function
0xffffff88	TRNG_CT	7:0  TRNG_CT_DATA_MSB:  TRNG_CT_DATA_MSB	r/-	8-bit random data output
		30 TRNG_CT_EN	r/w	TRNG enable
		31 TRNG_CT_VALID	r/-	random data output is valid when set

### 3.5.15. Custom Functions Subsystem (CFS)

Hardware source file(s): neorv32\_gfs.vhd

Software driver file(s): neorv32\_gfs.c

neorv32\_gfs.h

Top entity port: cfs\_in\_i custom input conduit

cfs\_out\_o custom output conduit

Configuration generics: IO\_CFS\_EN implement CFS when true

IO\_CFS\_CONFIG custom generic conduit

IO\_CFS\_IN\_SIZE size of cfs\_in\_i

IO\_CFS\_OUT\_SIZE size of cfs\_out\_o

CPU interrupts: fast IRQ channel 1 CFS interrupt (see Processor

Interrupts)

### **Theory of Operation**

The custom functions subsystem can be used to implement application-specific user-defined coprocessors (like encryption or arithmetic accelerators) or peripheral/communication interfaces. In contrast to connecting custom hardware accelerators via the external memory interface, the CFS provide a convenient and low-latency extension and customization option.

The CFS provides up to 32x 32-bit memory-mapped registers (see register map table below). The actual functionality of these register has to be defined by the hardware designer.

Take a look at the template CFS VHDL source file (rtl/core/neorv32\_cfs.vhd). The file is highly commented to illustrate all aspects that are relevant for implementing custom CFS-based coprocessor designs.

#### **CFS Software Access**

The CFS memory-mapped registers can be accessed by software using the provided C-language aliases (see register map table below). Note that all interface registers provide 32-bit access data of type uint32\_t.

```
// C-code CFS usage example
CFS_REG_0 = (uint32_t)some_data_array(i); // write to CFS register 0
uint32_t temp = CFS_REG_20; // read from CFS register 20
```

### **CFS Interrupt**

The CFS provides a single one-shot interrupt request signal mapped to the CPU's fast interrupt channel 1. See section Processor Interrupts for more information.

### **CFS Configuration Generic**

By default, the CFS provides a single 32-bit std\_(u)logic\_vector configuration generic *IO\_CFS\_CONFIG* that is available in the processor's top entity. This generic can be used to pass custom configuration options from the top entity down to the CFS entity.

#### **CFS Custom IOs**

By default, the CFS also provides two unidirectional input and output conduits cfs\_in\_i and cfs\_out\_o. These signals are propagated to the processor's top entity. The actual use of these signals has to be defined by the hardware designer. The size of the input signal conduit cfs\_in\_i is defined via the (top's)  $IO_CFS_IN_SIZE$  configuration generic (default = 32-bit). The size of the output signal conduit cfs\_out\_o is defined via the (top's)  $IO_CFS_OUT_SIZE$  configuration generic (default = 32-bit). If the custom function subsystem is not implemented ( $IO_CFS_EN$  = false) the cfs\_out\_o signal is tied to all-zero.

Table 41. CFS register map

AddressName [C]Bit(s)R/WFunction0xffffff00CFS_REG_031:0(r)/(w)custom CFS interface register 00xffffff04CFS_REG_131:0(r)/(w)custom CFS interface register 10xffffff08CFS_REG_231:0(r)/(w)custom CFS interface register 20xffffff10CFS_REG_331:0(r)/(w)custom CFS interface register 30xffffff14CFS_REG_431:0(r)/(w)custom CFS interface register 50xffffff18CFS_REG_531:0(r)/(w)custom CFS interface register 60xffffff18CFS_REG_631:0(r)/(w)custom CFS interface register 70xffffff10CFS_REG_731:0(r)/(w)custom CFS interface register 70xffffff20CFS_REG_831:0(r)/(w)custom CFS interface register 80xffffff24CFS_REG_931:0(r)/(w)custom CFS interface register 100xffffff28CFS_REG_1031:0(r)/(w)custom CFS interface register 110xffffff30CFS_REG_1131:0(r)/(w)custom CFS interface register 120xffffff34CFS_REG_1331:0(r)/(w)custom CFS interface register 130xffffff38CFS_REG_1431:0(r)/(w)custom CFS interface register 14					
0xffffff04	Address	Name [C]	Bit(s)	R/W	Function
0xffffff08CFS_REG_231:0(r)/(w)custom CFS interface register 20xffffff0cCFS_REG_331:0(r)/(w)custom CFS interface register 30xffffff10CFS_REG_431:0(r)/(w)custom CFS interface register 40xffffff14CFS_REG_531:0(r)/(w)custom CFS interface register 50xffffff18CFS_REG_631:0(r)/(w)custom CFS interface register 60xfffff1cCFS_REG_731:0(r)/(w)custom CFS interface register 70xffffff20CFS_REG_831:0(r)/(w)custom CFS interface register 80xffffff24CFS_REG_931:0(r)/(w)custom CFS interface register 90xffffff28CFS_REG_1031:0(r)/(w)custom CFS interface register 100xffffff30CFS_REG_1131:0(r)/(w)custom CFS interface register 110xffffff34CFS_REG_1231:0(r)/(w)custom CFS interface register 120xffffff34CFS_REG_1331:0(r)/(w)custom CFS interface register 13	0xffffff00	CFS_REG_0	31:0	(r)/(w)	custom CFS interface register 0
0xffffff0cCFS_REG_331:0(r)/(w)custom CFS interface register 30xffffff10CFS_REG_431:0(r)/(w)custom CFS interface register 40xffffff14CFS_REG_531:0(r)/(w)custom CFS interface register 50xffffff18CFS_REG_631:0(r)/(w)custom CFS interface register 60xffffff1cCFS_REG_731:0(r)/(w)custom CFS interface register 70xffffff20CFS_REG_831:0(r)/(w)custom CFS interface register 80xffffff24CFS_REG_931:0(r)/(w)custom CFS interface register 90xffffff28CFS_REG_1031:0(r)/(w)custom CFS interface register 100xffffff2cCFS_REG_1131:0(r)/(w)custom CFS interface register 110xffffff30CFS_REG_1231:0(r)/(w)custom CFS interface register 120xffffff34CFS_REG_1331:0(r)/(w)custom CFS interface register 13	0xffffff04	CFS_REG_1	31:0	(r)/(w)	custom CFS interface register 1
0xffffff10CFS_REG_431:0(r)/(w)custom CFS interface register 40xffffff14CFS_REG_531:0(r)/(w)custom CFS interface register 50xffffff18CFS_REG_631:0(r)/(w)custom CFS interface register 60xffffff1cCFS_REG_731:0(r)/(w)custom CFS interface register 70xffffff20CFS_REG_831:0(r)/(w)custom CFS interface register 80xffffff24CFS_REG_931:0(r)/(w)custom CFS interface register 90xffffff28CFS_REG_1031:0(r)/(w)custom CFS interface register 100xffffff2cCFS_REG_1131:0(r)/(w)custom CFS interface register 110xffffff30CFS_REG_1231:0(r)/(w)custom CFS interface register 120xffffff34CFS_REG_1331:0(r)/(w)custom CFS interface register 13	0xffffff08	CFS_REG_2	31:0	(r)/(w)	custom CFS interface register 2
0xffffff14CFS_REG_531:0(r)/(w)custom CFS interface register 50xffffff18CFS_REG_631:0(r)/(w)custom CFS interface register 60xfffff1cCFS_REG_731:0(r)/(w)custom CFS interface register 70xffffff20CFS_REG_831:0(r)/(w)custom CFS interface register 80xffffff24CFS_REG_931:0(r)/(w)custom CFS interface register 90xffffff28CFS_REG_1031:0(r)/(w)custom CFS interface register 100xffffff2cCFS_REG_1131:0(r)/(w)custom CFS interface register 110xffffff30CFS_REG_1231:0(r)/(w)custom CFS interface register 120xffffff34CFS_REG_1331:0(r)/(w)custom CFS interface register 13	0xffffff0c	CFS_REG_3	31:0	(r)/(w)	custom CFS interface register 3
0xffffff18CFS_REG_631:0(r)/(w)custom CFS interface register 60xffffff1cCFS_REG_731:0(r)/(w)custom CFS interface register 70xffffff20CFS_REG_831:0(r)/(w)custom CFS interface register 80xffffff24CFS_REG_931:0(r)/(w)custom CFS interface register 90xffffff28CFS_REG_1031:0(r)/(w)custom CFS interface register 100xffffff2cCFS_REG_1131:0(r)/(w)custom CFS interface register 110xffffff30CFS_REG_1231:0(r)/(w)custom CFS interface register 120xffffff34CFS_REG_1331:0(r)/(w)custom CFS interface register 13	0xffffff10	CFS_REG_4	31:0	(r)/(w)	custom CFS interface register 4
0xffffff1cCFS_REG_731:0(r)/(w)custom CFS interface register 70xffffff20CFS_REG_831:0(r)/(w)custom CFS interface register 80xffffff24CFS_REG_931:0(r)/(w)custom CFS interface register 90xffffff28CFS_REG_1031:0(r)/(w)custom CFS interface register 100xffffff2cCFS_REG_1131:0(r)/(w)custom CFS interface register 110xffffff30CFS_REG_1231:0(r)/(w)custom CFS interface register 120xffffff34CFS_REG_1331:0(r)/(w)custom CFS interface register 13	0xffffff14	CFS_REG_5	31:0	(r)/(w)	custom CFS interface register 5
0xffffff20CFS_REG_831:0(r)/(w)custom CFS interface register 80xffffff24CFS_REG_931:0(r)/(w)custom CFS interface register 90xffffff28CFS_REG_1031:0(r)/(w)custom CFS interface register 100xffffff2cCFS_REG_1131:0(r)/(w)custom CFS interface register 110xffffff30CFS_REG_1231:0(r)/(w)custom CFS interface register 120xffffff34CFS_REG_1331:0(r)/(w)custom CFS interface register 13	0xffffff18	CFS_REG_6	31:0	(r)/(w)	custom CFS interface register 6
0xffffff24CFS_REG_931:0(r)/(w)custom CFS interface register 90xffffff28CFS_REG_1031:0(r)/(w)custom CFS interface register 100xffffff2cCFS_REG_1131:0(r)/(w)custom CFS interface register 110xffffff30CFS_REG_1231:0(r)/(w)custom CFS interface register 120xffffff34CFS_REG_1331:0(r)/(w)custom CFS interface register 13	0xffffff1c	CFS_REG_7	31:0	(r)/(w)	custom CFS interface register 7
0xffffff28CFS_REG_1031:0(r)/(w)custom CFS interface register 100xffffff2cCFS_REG_1131:0(r)/(w)custom CFS interface register 110xffffff30CFS_REG_1231:0(r)/(w)custom CFS interface register 120xffffff34CFS_REG_1331:0(r)/(w)custom CFS interface register 13	0xffffff20	CFS_REG_8	31:0	(r)/(w)	custom CFS interface register 8
0xffffff2cCFS_REG_1131:0(r)/(w)custom CFS interface register 110xffffff30CFS_REG_1231:0(r)/(w)custom CFS interface register 120xffffff34CFS_REG_1331:0(r)/(w)custom CFS interface register 13	0xffffff24	CFS_REG_9	31:0	(r)/(w)	custom CFS interface register 9
0xffffff30 CFS_REG_12 31:0 (r)/(w) custom CFS interface register 12 0xffffff34 CFS_REG_13 31:0 (r)/(w) custom CFS interface register 13	0xffffff28	CFS_REG_10	31:0	(r)/(w)	custom CFS interface register 10
0xffffff34 CFS_REG_13 31:0 (r)/(w) custom CFS interface register 13	0xffffff2c	CFS_REG_11	31:0	(r)/(w)	custom CFS interface register 11
CIC_ICEC_IC	0xffffff30	CFS_REG_12	31:0	(r)/(w)	custom CFS interface register 12
0xffffff38 CFS REG 14 31:0 (r)/(w) custom CFS interface register 14	0xffffff34	CFS_REG_13	31:0	(r)/(w)	custom CFS interface register 13
	0xffffff38	CFS_REG_14	31:0	(r)/(w)	custom CFS interface register 14
0xffffff3c	0xffffff3c	CFS_REG_15	31:0	(r)/(w)	custom CFS interface register 15
0xffffff40 CFS_REG_16 31:0 (r)/(w) custom CFS interface register 16	0xffffff40	CFS_REG_16	31:0	(r)/(w)	custom CFS interface register 16
0xffffff44 CFS_REG_17 31:0 (r)/(w) custom CFS interface register 17	0xffffff44	CFS_REG_17	31:0	(r)/(w)	custom CFS interface register 17
0xffffff48 CFS_REG_18 31:0 (r)/(w) custom CFS interface register 18	0xffffff48	CFS_REG_18	31:0	(r)/(w)	custom CFS interface register 18
0xffffff4c	0xffffff4c	CFS_REG_19	31:0	(r)/(w)	custom CFS interface register 19

Address	Name [C]	Bit(s)	R/W	Function
0xffffff50	CFS_REG_20	31:0	(r)/(w)	custom CFS interface register 20
0xffffff54	CFS_REG_21	31:0	(r)/(w)	custom CFS interface register 21
0xffffff58	CFS_REG_22	31:0	(r)/(w)	custom CFS interface register 22
0xffffff5c	CFS_REG_23	31:0	(r)/(w)	custom CFS interface register 23
0xffffff60	CFS_REG_24	31:0	(r)/(w)	custom CFS interface register 24
0xffffff64	CFS_REG_25	31:0	(r)/(w)	custom CFS interface register 25
0xffffff68	CFS_REG_26	31:0	(r)/(w)	custom CFS interface register 26
0xffffff6c	CFS_REG_27	31:0	(r)/(w)	custom CFS interface register 27
0xffffff70	CFS_REG_28	31:0	(r)/(w)	custom CFS interface register 28
0xffffff74	CFS_REG_29	31:0	(r)/(w)	custom CFS interface register 29
0xffffff78	CFS_REG_30	31:0	(r)/(w)	custom CFS interface register 30
0xfffffffc	CFS_REG_31	31:0	(r)/(w)	custom CFS interface register 31

### 3.5.16. Numerically-Controlled Oscillator (NCO)

Hardware source file(s): neorv32 nco.vhd

Software driver file(s): neorv32\_nco.c

neorv32\_nco.h

Top entity port: NCO output (3x 1-bit channels)

Configuration generics: IO\_NCO\_EN implement NCO when true

CPU interrupts: none

### **Theory of Operation**

The numerically-controller oscillator (NCO) provides a precise arbitrary linear frequency generator with three independent channels. Based on a **direct digital synthesis** core, the NCO features a 20-bit wide accumulator that is incremented with a programmable "tuning word". Whenever the accumulator overflows, a flip flop is toggled that provides the actual frequency output. The accumulator increment is driven by one of eight configurable clock sources, which are derived from the processor's main clock.

The NCO features four accessible registers: the control register  $NCO\_CT$  and three  $NCO\_TUNE\_CHi$  registers for the tuning word of each channel i. The NCO is globally enabled by setting the  $NCO\_CT\_EN$  bit in the control register. If this bit is cleared, the accumulators of all channels are reset. The clock source for each channel i is selected via the three bits  $NCO\_CT\_CHi\_PRSCx$  prescaler. The resulting clock is generated from the main processor clock ( $f_{main}$ ) divided y the selected prescaler.

Table 42. NCO prescaler configuration

NCO_CT_CHi_PRSCx	0b000	0b001	0b010	0b011	0b100	0b101	0b110	0b111
Resulting clock_prescaler	2	4	8	64	128	1024	2048	4096

The resulting output frequency of each channel i is defined by the following equation:

$$f_{NCO}(i) = (f_{main}[Hz] / clock_prescaler(i)) * (tuning_word(i) / 2*2^{20+1})$$

The maximum NCO frequency  $f_{\text{NCOmax}}$  is configured when using the minimal clock prescaler and a maximum all-one tuning word:

$$\mathbf{f}_{NCOmax} = (f_{main}[Hz]/2)*(1/2*2^{20+1})$$

The minimum "frequency" is always 0 Hz when the tuning word is zero. The frequency resolution  $f_{\text{NCOres}}$  is defined using the maximum clock prescaler and a minimal non-zero tuning word (= 1):

$$f_{NCOres} = (f_{main}[Hz] / 4096) * (1 / 2*2^{20+1})$$

Assuming a processor frequency of  $f_{\text{main}}$  = 100 MHz the maximum NCO output frequency is  $f_{\text{NCOmax}}$  = 12.499 MHz with an NCO frequency resolution of  $f_{\text{NCOres}}$  = 0.00582 Hz.

### **Advanced Configuration**

The idle polarity of each channel is configured via the *NCO\_CT\_CHi\_IDLE\_POL* flag and can be either 0 (idle low) or 1 (idle high), which basically allows to invert the NCO output. If the NCO is globally disabled by clearing the *NCO\_CT\_EN* flag, nco\_o(i) output bit i is set to the according *NCO\_CT\_CHi\_IDLE\_POL*.

The current state of each NCO channel output can be read by software via the NCO\_CT\_CHi\_OUTPUT bit. The NCO frequency output is normally available via the top nco\_o output signal. The according channel output can be permanently set to zero by clearing the according NCO\_CT\_CHi\_OE bit.

Each NCO channel can operate either in standard mode or in pulse mode. The mode is configured via the according channel's NCO\_CT\_CHi\_MODE control register bit.

### Standard Operation Mode

If this  $NCO\_CT\_CHi\_MODE$  bit of channel i is cleared, the channel operates in standard mode providing a frequency with **exactly 50% duty cycle** ( $T_{high} = T_{low}$ ).

### Pulse Operation Mode

If the NCO\_CT\_CHi\_MODE bit of channel i is set, the channel operates in pulse mode. In this mode, the duty cycle can be modified to generate active pulses with variable length. Note that the "active" pulse polarity is defined by the inverted NCO\_CT\_CHi\_IDLE\_POL bit.

Eight different pulse lengths are available. The active pulse length is defined as number of NCO clock cycles, where the NCO clock is defined via the clock prescaler bits *NCO\_CT\_Chi\_PRSCx*. The pulse length of channel i is programmed by the 3-bit *NCO\_CT\_CHi\_PULSEx* configuration:

NCO_CT_CHi_PULSEx	0b000	0b001	0b010	0b011	0b100	0b101	0b110	0b111
Pulse length (in NCO clock cycles)	2	4	8	16	32	64	128	256

Table 43. NCO pulse length configuration

If  $NCO\_CT\_CHi\_IDLE\_POL$  is cleared,  $T_{high}$  is defined by the  $NCO\_CT\_CHi\_PULSEx$  configuration and  $T_{low} = T - T_{high}$ . If  $NCO\_CT\_CHi\_IDLE\_POL$  is set,  $T_{low}$  is defined by the  $NCO\_CT\_CHi\_PULSEx$  configuration and  $T_{high} = T - T_{low}$ .

The actual output frequency of the channel (defined via the clock prescaler and the tuning word) is not affected by the pulse configuration.

For simple PWM applications, that do not require a precise frequency but a more flexible duty cycle configuration, see section Pulse-Width Modulation Controller (PWM).

Table 44. NCO register map

Address	Name [C]	Bit(s), Name [C]	R/W	Function			
0xffffffc0	NCO_CT	0 NCO_CT_EN	r/w	NCO enable			
		Channel O nco_o(0)					
		1 NCO_CT_CH0_MODE	r/w	output mode (0=fixed 50% duty cycle; 1=pulse mode)			
		2 NCO_CT_CH0_IDLE_POL	r/w	output idle polarity			
		3 NCO_CT_CHO_OE	r/w	enable output to nco_o(0)			
		4 NCO_CT_CHO_OUTPUT	r/-	current state of nco_o(0)			
		7:5 NCO_CT_CH0_PRSC02: NCO_CT_CH0_PRSC0	r/w	3-bit clock prescaler select			
		10_:8 NCO_CT_CH0_PULSE2: NCO_CT_CH0_PULSE0	r/w	3-bit pulse length select			
		Channel 1 nco_o(1)					
		11 NCO_CT_CH1_MODE	r/w	output mode (0=fixed 50% duty cycle; 1=pulse mode)			
		12 NCO_CT_CH1_IDLE_POL	r/w	output idle polarity			
		13 NCO_CT_CH1_OE	r/w	enable output to nco_o(1)			
		14 NCO_CT_CH1_OUTPUT	r/-	current state of nco_o(1)			
		17:15 NCO_CT_CH1_PRSC2: NCO_CT_CH1_PRSC0	r/w	3-bit clock prescaler select			
		20:18 NCO_CT_CH1_PULSE2: NCO_CT_CH1_PULSE0	r/w	3-bit pulse length select			
		Ch	annel	2 nco_o(2)			
		21 NCO_CT_CH2_MODE	r/w	output mode (0=fixed 50% duty cycle; 1=pulse mode)			
		22 NCO_CT_CH2_IDLE_POL	r/w	output idle polarity			
		23 NCO_CT_CH2_OE	r/w	enable output to nco_o(2)			
		24 NCO_CT_CH2_OUTPUT	r/-	current state of nco_o(2)			
			27:25 NCO_CT_CH2_PRSC2: NCO_CT_CH2_PRSC0	r/w	3-bit clock prescaler select		
		30:28 NCO_CT_CH2_PULSE2: NCO_CT_CH2_PULSE0	r/w	3-bit pulse length select			

### 3.5.17. Smart LED Interface (NEOLED)

Hardware source file(s): neorv32\_neoled.vhd

Software driver file(s): neorv32\_neoled.c

neorv32\_neoled.h

Top entity port: neoled\_o 1-bit serial data

Configuration generics: IO\_NEOLED\_EN implement NEOLED when true

CPU interrupts: fast IRQ channel 9 NEOLED interrupt (see Processor

**Interrupts**)

### **Theory of Operation**

The NEOLED module provides a dedicated interface for "smart RGB LEDs" like the WS2812 or WS2811. These LEDs provide a single interface wire that uses an asynchronous serial protocol for transmitting color data. Basically, data is transferred via LED-internal shift registers, which allows to cascade an unlimited number of smart LEDs. The protocol provides a RESET command to strobe the transmitted data into the LED PWM driver registers after data has shifted throughout all LEDs in a chain.



The NEOLED interface is compatible to the "Adafruit Industries NeoPixel" products, which feature WS2812 (or older WS2811) smart LEDs (see link:https://learn.adafruit.com/adafruit-neopixel-uberguide).

The interface provides a single 1-bit output neoled\_o to drive an arbitrary number of LEDs. Since the NEOLED module provides 24-bit and 32-bit operating modes, a mixed setup with RGB LEDs (24-bit color) and RGBW LEDs (32-bit color including a dedicated white LED chip) is also possible.

### Theory of Operation - Protocol

The interface of the WS2812 LEDs uses an 800kHz carrier signal. Data is transmitted in a serial manner starting with LSB-first. The intensity for each R, G & B LED chip (= color code) is defined via an 8-bit value. The actual data bits are transferred by modifying the duty cycle of the signal (the timings for the WS2812 are shown below). A RESET command is "send" by pulling the data line LOW for at least 50µs.




Figure 3. WS2812 bit-level protocol - taken from the "Adafruit NeoPixel Überguide"

Table 45. WS2812 interface timing

T <sub>total</sub> (T <sub>carrier</sub> )	1.25μs +/- 300ns	period for a single bit
$T_{0H}$	0.4μs +/- 150ns	high-time for sending a 1
$T_{0L}$	0.8µs +/- 150ns	low-time for sending a 1
$T_{1H}$	0.85µs +/- 150ns	high-time for sending a 0
$T_{1L}$	0.45μs +/- 150 ns	low-time for sending a 0
RESET	Above 50µs	low-time for sending a RESET command

### Theory of Operation - NEOLED Module

The NEOLED modules provides two accessible interface register: the control register *NEOLED\_CT* and the TX data register *NEOLED\_DATA*. The NEOLED module is globally enabled via the control register's *NEOLED\_CT\_EN* bit. Clearing this bit will terminate any current operation, reset the module and set the neoled\_o output to zero. The precise timing (implementing the **WS2812** protocol) and transmission mode are fully programmable via the *NEOLED\_CT* register to provide maximum flexibility.

#### **Timing Configuration**

The basic carrier frequency (800kHz for the WS2812 LEDs) is configured via a 3-bit main clock prescaler ( $NEOLED\_CT\_PRSCx$ , see table below) that scales the main processor clock  $f_{main}$  and a 5-bit cycle multiplier  $NEOLED\_CT\_T\_TOT\_x$ .

Table 46. NEOLED prescaler configuration

NEOLED_CT_PRSCx	0b000	0b001	0b010	0b011	0b100	0b101	0b110	0b111
Resulting clock_prescaler	2	4	8	64	128	1024	2048	4096

The duty-cycles (or more precisely: the high- and low-times for sending either a '1' bit or a '0' bit) are defined via the 5-bit *NEOLED\_CT\_T\_ONE\_H\_x* and *NEOLED\_CT\_T\_ZERO\_H\_x* values, respecively. These programmable timing constants allow to adapt the interface for a wide variety of smart LED protocol (for example WS2812 vs. WS2811).

### Timing Configuration - Example (WS2812)

Generate the base clock  $f_{TX}$  for the NEOLED TX engine:

- processor clock  $f_{main} = 100 \text{ MHz}$
- $NEOLED\_CT\_PRSCx = 0b001 = f_{main} / 4$

 $f_{TX} = f_{main}[Hz] / \text{clock_prescaler} = 100\text{MHz} / 4 = 25\text{MHz}$ 

 $T_{TX} = 1 / f_{TX} = 40 \text{ns}$ 

Generate carrier period ( $T_{carrier}$ ) and **high-times** (duty cycle) for sending  $\emptyset$  ( $T_{0H}$ ) and  $T_{1H}$ 0 bits:

- *NEOLED\_CT\_T\_TOT* = **0b11110** (= decimal 30)
- *NEOLED\_CT\_T\_ZERO\_H* = 0b01010 (= decimal 10)
- *NEOLED\_CT\_T\_ONE\_H* = **0**b10100 (= decimal 20)

$$T_{carrier} = T_{TX} * NEOLED\_CT\_T\_TOT = 40$$
ns \* 30 = 1.4 $\mu$ s

$$T_{0H} = T_{TX} * NEOLED\_CT\_T\_ZERO\_H = 40 \text{ns} * 10 = 0.4 \mu \text{s}$$

$$T_{1H} = T_{TX} * NEOLED\_CT\_T\_ONE\_H = 40 \text{ns} * 20 = 0.8 \mu \text{s}$$



The NEOLED SW driver library (neorv32\_neoled.h) provides a simplified configuration function that configures all timing parameters for driving WS2812 LEDs based on the processor clock configuration.

#### **RGB / RGBW Configuration**

NeoPixel are available in two "color" version: LEDs with three chips providing RGB color and LEDs with four chips providing RGB color plus a dedicated white LED chip (= RGBW). Since the intensity of every LED chip is defined via an 8-bit value the RGB LEDs require a frame of 24-bit per module and the RGBW LEDs require a frame of 32-bit per module.

The data transfer quantity of the NEOLED module can be configured via the *NEOLED\_MODE\_EN* control register bit. If this bit is cleared, the NEOLED interface operates in 24-bit mode and will transmit bits 23:0 of the data written to *NEOLED\_DATA*. If *NEOLED\_MODE\_EN* is set, the NEOLED interface operates in 32-bit mode and will transmit bits 31:0 of the data written to *NEOLED\_DATA*.

#### **TX Data FIFO**

The interface features a TX data buffer (a FIFO) to allow CPU-independent operation. The buffer depth is configured via the tx\_buffer\_entries\_c constant (default = 4 entries) in the module's VHDL source file rtl/core/neorv32\_neoled.vhd. The current configuration can be read via the NEOLED\_CT\_BUFS\_x control register bits, which result log2(tx\_buffer\_entries\_c).

When writing data to the *NEOLED\_DATA* register the data is automatically written to the TX buffer. Whenever data is available in the buffer the serial transmission engine will take it and transmit it to the LEDs.

The data transfer size (*NEOLED\_MODE\_EN*) can be modified at every time since this control register bit is also buffered in the FIFO. This allows to arbitrarily mixing RGB and RGBW LEDs in the chain.



Please note that the timing configurations (NEOLED\_CT\_PRSCx, NEOLED\_CT\_T\_TOT\_x, NEOLED\_CT\_T\_ONE\_H\_x and NEOLED\_CT\_T\_ZERO\_H\_x) are NOT stored to the buffer. Changing these value while the buffer is not empty or the TX engine is still sending will cause data corruption.

### **Status Configuration**

The NEOLED modules features two read-only status bits in the control register: *NEOLED\_CT\_BUSY* and *NEOLED\_CT\_TX\_STATUS*.

If the NEOLED\_CT\_TX\_STATUS is set the serial TX engine is still busy sending serial data to the LED stripes. If the flag is cleared, the TX engine is idle and the serial data output neoled\_o is set LOW.

The NEOLED\_CT\_BUSY flag provides a programmable option to check for the TX buffer state. The control register's NEOLED\_CT\_BSCON bit is used to configure the "meaning" of the NEOLED\_CT\_BUSY flag. The condition for sending an interrupt request (IRQ) to the CPU is also configured via the NEOLED\_CT\_BSCON bit.

NEOLED_CT_BSCON	NEOLED_CT_BUSY	Sending an IRQ when
0	the busy flag will clear if there <b>IS at least one free entry</b> in the TX  buffer	the IRQ will fire if <b>at least one entry GETS free</b> in the TX buffer
1	the busy flag will clear if the <b>whole TX buffer IS empty</b>	the IRQ will fire if the <b>whole TX buffer GETS empty</b>

When *NEOLED\_CT\_BSCON* is set, the CPU can write up to tx\_buffer\_entries\_c of new data words to *NEOLED\_DATA* without checking the busy flag *NEOLED\_CT\_BUSY*. This highly relaxes time constraints for sending a continuous data stream to the LEDs (as an idle time beyond 50µs will trigger the LED's a RESET command).

Table 47. NEOLED register map

Address	Name [C]	Bit(s), Name [C]	R/W	Function
0xffffffd8	NEOLED_CT	0 NEOLED_CT_EN	r/w	NCO enable
		1 NEOLED_CT_MODE	r/w	data transfer size; 0=24-bit; 1=32-bit
		2 NEOLED_CT_BSCON	r/w	busy flag / IRQ trigger configuration (see table above)
		3 NEOLED_CT_PRSC0		3-bit clock prescaler, bit 0
		4 NEOLED_CT_PRSC1	r/w	3-bit clock prescaler, bit 1
		5 NEOLED_CT_PRSC2	r/w	3-bit clock prescaler, bit 2
		6 NEOLED_CT_BUFS0	r/-	4-bit log2(
		7 NEOLED_CT_BUFS1	r/-	tx_buffer_entries_c)
		8 NEOLED_CT_BUFS2	r/-	
		9 NEOLED_CT_BUFS3	r/-	
		10 NEOLED_CT_T_TOT_0	r/w	5-bit pulse clock ticks per
		11 NEOLED_CT_T_TOT_1	r/w	total single-bit period (T <sub>total</sub> )
		12 NEOLED_CT_T_TOT_2	r/w	
		13 NEOLED_CT_T_TOT_3	r/w	
		14 NEOLED_CT_T_TOT_4	r/w	
		20 NEOLED_CT_ONE_H_0	r/w	5-bit pulse clock ticks per
		21 NEOLED_CT_ONE_H_1	r/w	high-time for sending a one- bit ( $T_{H1}$ )
		22 NEOLED_CT_ONE_H_2	r/w	DIC (1 <sub>H1</sub> )
		23 NEOLED_CT_ONE_H_3	r/w	
		24 NEOLED_CT_ONE_H_4	r/w	
		30 NEOLED_CT_TX_STATUS	r/-	transmit engine busy when 1
		31 NEOLED_CT_BUSY	r/-	busy / buffer status flag; configured via NEOLED_CT_BSCON (see table above)
0xffffffdc	NEOLED_DATA	31:0 / 23:0	-/w	TX data (32-/24-bit)

# 3.5.18. System Configuration Information Memory (SYSINFO)

Hardware source file(s): neorv32\_sysinfo.vhd

Software driver file(s): (neorv32.h)

Top entity port: none

Configuration generics: \* most of the top's configuration

generics

CPU interrupts: none

### **Theory of Operation**

The SYSINFO allows the application software to determine the setting of most of the processor's top entity generics that are related to processor/SoC configuration. All registers of this unit are read-only.

This device is always implemented – regardless of the actual hardware configuration. The bootloader as well as the NEORV32 software runtime environment require information from this device (like memory layout and default clock speed) for correct operation.

Table 48. SYSINFO register map

Address	Name [C]	Function
0xffffffe0	SYSINFO_CLK	clock speed in Hz (via top's <i>CLOCK_FREQUENCY</i> generic)
0xffffffe4	SYSINFO_USER_CODE	custom user code, assigned via top's <i>USER_CODE</i> generic
0xffffffe8	SYSINFO_FEATURES	specific hardware configuration (see next table)
0xffffffec	SYSINFO_CACHE	cache configuration information (see next table)
0xfffffff0	SYSINFO_ISPACE_BASE	instruction address space base (defined via ispace_base_c constant in the neorv32_package.vhd file)
0xfffffff4	SYSINFO_IMEM_SIZE	internal IMEM size in bytes (defined via top's MEM_INT_IMEM_SIZE generic)
0xfffffff8	SYSINFO_DSPACE_BASE	data address space base (defined via sdspace_base_c constant in the neorv32_package.vhd file)
0xfffffffc	SYSINFO_DMEM_SIZE	internal DMEM size in bytes (defined via top's MEM_INT_DMEM_SIZE generic)

Table 49. SYSINFO\_FEATURES bits

Bit	Name [C]	Function
0	SYSINFO_FEATURES_BOOTLOADER	set if the processor-internal bootloader is implemented (via top's <i>BOOTLOADER_EN</i> generic)
1	SYSINFO_FEATURES_MEM_EXT	set if the external Wishbone bus interface is implemented (via top's <i>MEM_EXT_EN</i> generic)
2	SYSINFO_FEATURES_MEM_INT_IMEM	set if the processor-internal DMEM implemented (via top's <i>MEM_INT_DMEM_EN</i> generic)
3	SYSINFO_FEATURES_MEM_INT_IMEM_ROM	set if the processor-internal IMEM is read-only (via top's <i>MEM_INT_IMEM_ROM</i> generic)
4	SYSINFO_FEATURES_MEM_INT_DMEM	set if the processor-internal IMEM is implemented (via top's MEM_INT_IMEM_EN generic)
5	SYSINFO_FEATURES_MEM_EXT_ENDIAN	set if external bus interface uses BIG-endian byte-order (via package's xbus_big_endian_c constant)
15	SYSINFO_FEATURES_HW_RST	set if a dedicated hardware reset of all core registers is implemented (via package's dedicated_reset_c constant)
16	SYSINFO_FEATURES_IO_GPIO	set if the GPIO is implemented (via top's IO_GPIO_EN generic)
17	SYSINFO_FEATURES_IO_MTIME	set if the MTIME is implemented (via top's <i>IO_MTIME_EN</i> generic)
18	SYSINFO_FEATURES_IO_UART0	set if the primary UART0 is implemented (via top's <i>IO_UART0_EN</i> generic)
19	SYSINFO_FEATURES_IO_SPI	set if the SPI is implemented (via top's <i>IO_SPI_EN</i> generic)
20	SYSINFO_FEATURES_IO_TWI	set if the TWI is implemented (via top's IO_TWI_EN generic)
21	SYSINFO_FEATURES_IO_PWM	set if the PWM is implemented (via top's IO_PWM_EN generic)
22	SYSINFO_FEATURES_IO_WDT	set if the WDT is implemented (via top's IO_WDT_EN generic)
23	SYSINFO_FEATURES_IO_CFS	set if the custom functions subsystem is implemented (via top's <i>IO_CFS_EN</i> generic)
24	SYSINFO_FEATURES_IO_TRNG	set if the TRNG is implemented (via top's IO_TRNG_EN generic)
25	SYSINFO_FEATURES_IO_NCO	set if the NCO is implemented (via top's IO_NCO_EN generic)

Bit	Name [C]	Function
26	SYSINFO_FEATURES_IO_UART1	set if the secondary UART1 is implemented (via top's <i>IO_UART1_EN</i> generic)
27	SYSINFO_FEATURES_IO_NEOLED	set if the NEOLED is implemented (via top's <i>IO_NEOLED_EN</i> generic)

# Chapter 4. Software Framework

To make actual use of the NEORV32 processor, the project comes with a complete software ecosystem. This ecosystem is based on the RISC-V port of the GCC GNU Compiler Collection and consists of the following elementary parts:

Application/bootloader start-up code sw/common/crt0.S

Application/bootloader linker script sw/common/neorv32.ld

Core hardware driver libraries sw/lib/include/ & sw/lib/source/

Makefiles e.g. sw/example/blink\_led/makefile

Auxiliary tool for generating NEORV32 executables sw/image\_gen/

Default bootloader sw/bootloader/bootloader.c

Last but not least, the NEORV32 ecosystem provides some example programs for testing the hardware, for illustrating the usage of peripherals and for general getting in touch with the project (sw/example).

# 4.1. Compiler Toolchain

The toolchain for this project is based on the free RISC-V GCC-port. You can find the compiler sources and build instructions on the official RISC-V GNU toolchain GitHub page: https://github.com/riscv/riscv-gnutoolchain.

The NEORV32 implements a 32-bit base integer architecture (rv32i) and a 32-bit integer and soft-float ABI (ilp32), so make sure you build an according toolchain.

Alternatively, you can download my prebuilt rv32i/e toolchains for 64-bit x86 Linux from: https://github.com/stnolting/riscv-gcc-prebuilt

The default toolchain prefix used by the project's makefiles is (can be changed in the makefiles): riscv32-unknown-elf



More information regarding the toolchain (building from scratch or downloading the prebuilt ones) can be found in section Toolchain Setup.

# 4.2. Core Libraries

The NEORV32 project provides a set of C libraries that allows an easy usage of the processor/CPU features. Just include the main NEORV32 library file in your application's source file(s):

#include <neorv32.h>

Together with the makefile, this will automatically include all the processor's header files located in sw/lib/include into your application. The actual source files of the core libraries are located in sw/lib/source and are automatically included into the source list of your software project. The following files are currently part of the NEORV32 core library:

C source file	C header file	Description
-	neorv32.h	main NEORV32 definitions and library file
neorv32_cfs.c	neorv32_cfs.h	HW driver (stub) <sup>[11]</sup> functions for the custom functions subsystem
neorv32_cpu.c	neorv32_cpu.h	HW driver functions for the NEORV32 <b>CPU</b>
neorv32_gpio.c	neorv32_gpio.h	HW driver functions for the <b>GPIO</b>
-	neorv32_intrinsics.h	macros for custom intrinsics/instructions
neorv32_mtime.c	neorv32_mtime.h	HW driver functions for the MTIME
neorv32_nco.c	neorv32_nco.h	HW driver functions for the <b>NCO</b>
neorv32_neoled.c	neorv32_neoled.h	HW driver functions for the <b>NEOLED</b>
neorv32_pwm.c	neorv32_pwm.h	HW driver functions for the <b>PWM</b>
neorv32_rte.c	neorv32_rte.h	NEORV32 runtime environment and helpers
neorv32_spi.c	neorv32_spi.h	HW driver functions for the <b>SPI</b>
neorv32_trng.c	neorv32_trng.h	HW driver functions for the TRNG
neorv32_twi.c	neorv32_twi.h	HW driver functions for the <b>TWI</b>
neorv32_uart.c	neorv32_uart.h	HW driver functions for the <b>UART0</b> and <b>UART1</b>
neorv32_wdt.c	neorv32_wdt.h	HW driver functions for the <b>WDT</b>

# 1

#### **Documentation**

All core library software sources are highly documented using *doxygen*. See section Building the Software Framework Documentation. The documentation is automatically built and deployed to GitHub pages by the CI workflow (:https://stnolting.github.io/neorv32/files.html).

# 4.3. Application Makefile

Application compilation is based on **GNU makefiles**. Each project in the <code>sw/example</code> folder features a makefile. All these makefiles are identical. When creating a new project, copy an existing project folder or at least the makefile to your new project folder. I suggest to create new projects also in <code>sw/example</code> to keep the file dependencies. Of course, these dependencies can be manually configured via makefiles variables when your project is located somewhere else.

Before you can use the makefiles, you need to install the RISC-V GCC toolchain. Also, you have to add the installation folder of the compiler to your system's PATH variable. More information can be found in chapter Let's Get It Started!.

The makefile is invoked by simply executing make in your console:

neorv32/sw/example/blink\_led\$ make

### **4.3.1. Targets**

Just executing make will show the help menu showing all available targets. The following targets are available:

help	Show a short help text explaining all available targets.
check	Check the compiler toolchain. You should run this target at least once after installing the toolchain.
info	Show the makefile configuration (see next chapter).
exe	Compile all sources and generate application executable for upload via bootloader.
install	Compile all sources, generate executable (via exe target) for upload via bootloader and generate and install IMEM VHDL initialization image file rtl/core/neorv32_application_image.vhd.
all	Execute exe and install.
clean	Remove all generated files in the current folder.
clean_all	Remove all generated files in the current folder and also removes the compiled core libraries and the compiled image generator tool.
bootloader	Compile all sources, generate executable and generate and install BOOTROM VHDL initialization image file rtl/core/neorv32_bootloader_image.vhd. This target modifies the ROM origin and length in the linker script by setting the make_bootloader define.
upload	Upload NEORV32 executable to the bootloader via serial port



An assembly listing file (main.asm) is created by the compilation flow for further analysis or debugging purpose.

### 4.3.2. Configuration

The compilation flow is configured via variables right at the beginning of the makefile:

```
# *********************************
# USER CONFIGURATION
# User's application sources (*.c, *.cpp, *.s, *.S); add additional files here
APP_SRC ?= $(wildcard ./*.c) $(wildcard ./*.s) $(wildcard ./*.cpp) $(wildcard ./*.S)
# User's application include folders (don't forget the '-I' before each entry)
APP_INC ?= -I .
# User's application include folders - for assembly files only (don't forget the '-I'
before each
entry)
ASM INC ?= -I .
# Optimization
EFFORT ?= -0s
# Compiler toolchain
RISCV TOOLCHAIN ?= riscv32-unknown-elf
# CPU architecture and ABI
MARCH ?= -march=rv32i
MABI ?= -mabi=ilp32
# User flags for additional configuration (will be added to compiler flags)
USER_FLAGS ?=
# Serial port for executable upload via bootloer
COM_PORT ?= /dev/ttyUSB0
# Relative or absolute path to the NEORV32 home folder
NEORV32_HOME ?= ../../..
# **********************************
```

APP_SRC	The source files of the application (.c, .cpp, .S and .s files are allowed; file of these types in the project folder are automatically added via wildcards). Additional files can be added; separated by white spaces
APP_INC	Include file folders; separated by white spaces; must be defined with <b>-I</b> prefix
ASM_INC	Include file folders that are used only for the assembly source files (.S/.s).
EFFORT	Optimization level, optimize for size (-0s) is default; legal values: -00, -01, -02, -03, -0s
RISCV_TOOLCHAIN	The toolchain prefix to be used; follows the naming convention "architecture-vendor-output"

MARCH The targetd RISC-V architecture/ISA. Only rv32 is supported by the

NEORV32. Enable compiler support of optional CPU extension by adding the according extension letter (e.g. rv32im for *M* CPU extension). See section

Enabling RISC-V CPU Extensions.

*MABI* The default 32-bit integer ABI.

USER\_FLAGS Additional flags that will be forwarded to the compiler tools

NEORV32 HOME Relative or absolute path to the NEORV32 project home folder. Adapt this if

the makefile/project is not in the project's sw/example folder.

*COM\_PORT* Default serial port for executable upload to bootloader.

# 4.3.3. Default Compiler Flags

The following default compiler flags are used for compiling an application. These flags are defined via the CC\_OPTS variable. Custom flags can be appended via the USER\_FLAGS variable to the CC\_OPTS variable.

-Wall	Enable all compiler warnings.
-ffunction-sections	Put functions and data segment in independent sections. This allows a code optimization as dead code and unused data can be easily removed.
-nostartfiles	Do not use the default start code. The makefiles use the NEORV32-specific start-up code instead (sw/common/crt0.S).
-Wl,gc-sections	Make the linker perform dead code elimination.
-lm	Include/link with math.h.
-lc	Search for the standard C library when linking.
-lgcc	Make sure we have no unresolved references to internal GCC library subroutines.
-mno-fdiv	Use builtin software functions for floating-point divisions and square roots (since the according instructions are not supported yet).
-falign-functions=4	Force a 32-bit alignment of functions and labels (branch/jump/call
-falign-labels=4	targets). This increases performance as it simplifies instruction fetch
-falign-loops=4	when using the C extension. As a drawback this will also slightly increase
-falign-jumps=4	the program code.



The makefile configuration variables can be (re-)defined directly when invoking the makefile. For example: \$ make MARCH=-march=rv32ic clean\_all exe

# 4.4. Executable Image Format

When all the application sources have been compiled and linked, a final executable file has to be generated. For this purpose, the makefile uses the NEORV32-specific linker script sw/common/neorv32.ld. This linker script defines three memory sections: rom, ram and iodev. These sections have specific access attributes: Read access (r), write access (w) and executable (x).

Table 50. Linker memory sections

Memory section	Attribut Description	
	es	
rom	ГХ	Instruction memory (IMEM) <b>OR</b> bootloader ROM
ram	ΓWX	Data memory (DMEM)
iodev	ΓW	Memory-mapped IO/peripheral devices

The iodev section is reserved for processor-internal memory-mapped IO and peripheral devices. The linker does not use this section at all and just passes the start and end addresses of this section to the start-up code crt0.S (see next section).



The rom region is used to place the instructions of "normal" applications. If the bootloader is being compiled, the makefile defines the make\_bootloader symbol, which changes the *ORIGIN* (base address) and *LENGTH* (size) attributes of the rom region according to the BOOTROM definitions.

The linker maps all the regions from the compiled object files into only four final sections: .text, .rodata, .data and .bss using the specified memory section. These four regions contain everything required for the application to run:

Table 51. Executable regions

Region	Description
.text	Executable instructions generated from the start-up code and all application sources.
.rodata	Constants (like strings) from the application; also the initial data for initialized variables.
.data	This section is required for the address generation of fixed (= global) variables only.
.bss	This section is required for the address generation of dynamic memory constructs only.

The .text and .rodata sections are mapped to processor's instruction memory space and the .data and .bss sections are mapped to the processor's data memory space. Finally, the .text, .rodata and .data sections are extracted and concatenated into a single file main.bin.

### **Executable Image Generator**

The main.bin file is processed by the NEORV32 image generator (sw/image\_gen) to generate the final executable. It is automatically compiled when invoking the makefile. The image generator can generate three types of executables, selected by a flag when calling the generator:

- -app\_bin Generates an executable binary file neorv32\_exe.bin (for UART uploading via the bootloader).
- -app\_img Generates an executable VHDL memory initialization image for the processor-internal IMEM. This option generates the rtl/core/neorv32\_application\_image.vhd file.
- -bld\_img Generates an executable VHDL memory initialization image for the processor-internal BOOT ROM. This option generates the rtl/core/neorv32\_bootloader\_image.vhd file.

All these options are managed by the makefile – so you don't actually have to think about them. The normal application compilation flow will generate the neorv32\_exe.bin file in the current software project folder ready for upload via UART to the NEORV32 bootloader.

The actual executable provides a very small header consisting of three 32-bit words located right at the beginning of the file. This header is generated by the image generator. The first word of the executable is the signature word and is always <code>0x4788cafe</code>. Based on this word, the bootloader can identify a valid image file. The next word represents the size in bytes of the actual program image in bytes. A simple "complement" checksum of the actual program image is given by the third word. This provides a simple protection against data transmission or storage errors.

# 4.5. Start-Up Code (crt0)

The CPU (and also the processor) requires a minimal start-up and initialization code o bring the CPU (and the SoC) into a stable and initialized state before the acutal application can be executed. This start-up code is located in <a href="mailto:sw/common/crt0.5">sw/common/crt0.S</a> and is automatically linked with <a href="mailto:every">every</a> application program. The <a href="mailto:crt0.5">crt0.S</a> is directly executed right after a reset and performs the following operations:

- Initialize integer registers x1 x31 (or x1 x15 when using the E CPU extension) to a defined value.
- Initialize all CPU core CSRs and also install a default "dummy" trap handler for all traps.
- Initialize the global pointer gp and the stack pointer sp according to the .data segment layout provided by the linker script.
- Clear IO area: Write zero to all memory-mapped registers within the IO region (iodev section). If certain devices have not been implemented, a bus access fault exception will occur. This exception is captured by the dummy trap handler.
- Clear the .bss section defined by the linker script.
- Copy read-only data from the .text section to the .data section to set initialized variables.
- Call the application's main function (with no arguments: argc = argv = 0).
- If the main function returns, the processor goes to an endless sleep mode (using a simple loop or via the wfi instruction if available).

# 4.6. Bootloader

The default bootloader (sw/bootloader/bootloader.c) of the NEORV32 processor allows to upload new program executables at every time. If there is an external SPI flash connected to the processor (like the FPGA's configuration memory), the bootloader can store the program executable to it. After reset, the bootloader can directly boot from the flash without any user interaction.



The bootloader is only implemented when the BOOTLOADER\_EN generic is true and requires the CSR access CPU extension (CPU\_EXTENSION\_RISCV\_Zicsr generic is true).



The bootloader requires the primary UART (UART0) for user interaction (*IO\_UART0\_EN* generic is *true*).



For the automatic boot from an SPI flash, the SPI controller has to be implemented (*IO\_SPI\_EN* generic is *true*) and the machine system timer MTIME has to be implemented (*IO\_MTIME\_EN* generic is *true*), too, to allow an auto-boot timeout counter.



The bootloader is intended to work independent of the actual hardware (configuration). Hence, it should be compiled with the minimal base ISA only. The current version of the bootloader uses the rv32i ISA – so it will not work on rv32e architectures. To make the bootloader work on an embedded CPU configuration or on any other more sophisticated configuration, recompile it using the according ISA (see section Customizing the Internal Bootloader).

To interact with the bootloader, connect the primary UART (UARTO) signals (uart0\_txd\_o and uart0\_rxd\_o) of the processor's top entity via a serial port (-adapter) to your computer (hardware flow control is not used so the according interface signals can be ignored.), configure your terminal program using the following settings and perform a reset of the processor.

Terminal console settings (19200-8-N-1):

- 19200 Baud
- 8 data bits
- · no parity bit
- 1 stop bit
- newline on \r\n (carriage return, newline)
- no transfer protocol / control flow protocol just the raw byte stuff

The bootloader uses the LSB of the top entity's <code>gpio\_o</code> output port as high-active status LED (all other output pin are set to low level by the bootloader). After reset, this LED will start blinking at ~2Hz and the following intro screen should show up in your terminal:

```
<< NEORV32 Bootloader >>

BLDV: Mar 23 2021
HWV: 0x01050208
CLK: 0x05F5E100
USER: 0x10000DE0
MISA: 0x40901105
ZEXT: 0x00000023
PROC: 0x0EFF0037
IMEM: 0x00004000 bytes @ 0x00000000
DMEM: 0x00002000 bytes @ 0x80000000
Autoboot in 8s. Press key to abort.
```

This start-up screen also gives some brief information about the bootloader and several system configuration parameters:

BLDV	Bootloader version (built date).
HWV	Processor hardware version (from the mimpid CSR) in BCD format (example: $0x01040606$ = $v1.4.6.6$ ).
USER	Custom user code (from the USER_CODE generic).
CLK	Processor clock speed in Hz (via the SYSINFO module, from the <i>CLOCK_FREQUENCY</i> generic).
MISA	CPU extensions (from the misa CSR).
ZEXT	CPU sub-extensions (from the mzext CSR)
PROC	Processor configuration (via the SYSINFO module, from the IO_* and MEM_* configuration generics).
IMEM	IMEM memory base address and size in byte (from the MEM_INT_IMEM_SIZE generic).
DMEM	DMEM memory base address and size in byte (from the <i>MEM_INT_DMEM_SIZE</i> generic).

Now you have 8 seconds to press any key. Otherwise, the bootloader starts the auto boot sequence. When you press any key within the 8 seconds, the actual bootloader user console starts:

```
<< NEORV32 Bootloader >>
BLDV: Mar 23 2021
HWV: 0x01050208
CLK: 0x05F5E100
USER: 0x10000DE0
MISA: 0x40901105
ZEXT: 0x00000023
PROC: 0x0EFF0037
IMEM: 0x00004000 bytes @ 0x00000000
DMEM: 0x00002000 bytes @ 0x80000000
Autoboot in 8s. Press key to abort.
Aborted.
Available commands:
h: Help
r: Restart
u: Upload
s: Store to flash
1: Load from flash
e: Execute
CMD:>
```

The auto-boot countdown is stopped and now you can enter a command from the list to perform the corresponding operation:

- h: Show the help text (again)
- r: Restart the bootloader and the auto-boot sequence
- u: Upload new program executable (neorv32\_exe.bin) via UART into the instruction memory
- s: Store executable to SPI flash at spi\_csn\_o(0)
- 1: Load executable from SPI flash at spi\_csn\_o(0)
- e: Start the application, which is currently stored in the instruction memory (IMEM)
- #: Shortcut for executing u and e afterwards (not shown in help menu)

A new executable can be uploaded via UART by executing the u command. After that, the executable can be directly executed via the e command. To store the recently uploaded executable to an attached SPI flash press s. To directly load an executable from the SPI flash press l. The bootloader and the auto-boot sequence can be manually restarted via the r command.



The CPU is in machine level privilege mode after reset. When the bootloader boots an application, this application is also started in machine level privilege mode.

### 4.6.1. External SPI Flash for Booting

If you want the NEORV32 bootloader to automatically fetch and execute an application at system start, you can store it to an external SPI flash. The advantage of the external memory is to have a non-volatile program storage, which can be re-programmed at any time just by executing some bootloader commands. Thus, no FPGA bitstream recompilation is required at all.

### **SPI Flash Requirements**

The bootloader can access an SPI compatible flash via the processor top entity's SPI port and connected to chip select spi\_csn\_o(0). The flash must be capable of operating at least at 1/8 of the processor's main clock. Only single read and write byte operations are used. The address has to be 24 bit long. Furthermore, the SPI flash has to support at least the following commands:

- READ (0x03)
- READ STATUS (0x05)
- WRITE ENABLE (0x06)
- PAGE PROGRAM (0x02)
- SECTOR ERASE (0xD8)
- READ ID (0x9E)

Compatible (FGPA configuration) SPI flash memories are for example the "Winbond W25Q64FV2 or the "Micron N25Q032A".

### **SPI Flash Configuration**

The base address SPI\_FLASH\_BOOT\_ADR for the executable image inside the SPI flash is defined in the "user configuration" section of the bootloader source code (sw/bootloader.c). Most FPGAs that use an external configuration flash, store the golden configuration bitstream at base address 0. Make sure there is no address collision between the FPGA bitstream and the application image. You need to change the default sector size if your flash has a sector size greater or less than 64kB:

```
/** SPI flash boot image base address */
#define SPI_FLASH_BOOT_ADR 0x00800000
/** SPI flash sector size in bytes */
#define SPI_FLASH_SECTOR_SIZE (64*1024)
```



For any change you made inside the bootloader, you have to recompile the bootloader (see section Customizing the Internal Bootloader) and do a new synthesis of the processor.

### 4.6.2. Auto Boot Sequence

When you reset the NEORV32 processor, the bootloader waits 8 seconds for a user console input before it starts the automatic boot sequence. This sequence tries to fetch a valid boot image from the external SPI flash, connected to SPI chip select <code>spi\_csn\_o(0)</code>. If a valid boot image is found and can be successfully transferred into the instruction memory, it is automatically started. If no SPI flash was detected or if there was no valid boot image found, the bootloader stalls and the status LED is permanently activated.

### 4.6.3. Bootloader Error Codes

If something goes wrong during bootloader operation, an error code is shown. In this case the processor stalls, a bell command and one of the following error codes are send to the terminal, the bootloader status LED is permanently activated and the system must be reset manually.

ERROR_0	If you try to transfer an invalid executable (via UART or from the external SPI flash), this error message shows up. There might be a transfer protocol configuration error in the terminal program. See section Uploading and Starting of a Binary Executable Image via UART for more information. Also, if no SPI flash was found during an autoboot attempt, this message will be displayed.
ERROR_1	Your program is way too big for the internal processor's instructions memory. Increase the memory size or reduce (optimize!) your application code.
ERROR_2	This indicates a checksum error. Something went wrong during the transfer of the program image (upload via UART or loading from the external SPI flash). If the error was caused by a UART upload, just try it again. When the error was generated during a flash access, the stored image might be corrupted.
ERROR_3	This error occurs if the attached SPI flash cannot be accessed. Make sure you have the right type of flash and that it is properly connected to the NEORV32 SPI port using chip select #0.
ERROR_4	The instruction memory is marked as read-only. Set the <i>MEM_INT_IMEM_ROM</i> generic to <i>false</i> to allow write accesses.
ERROR_5	This error pops up when an unexpected exception or interrupt was triggered. The cause of the trap (mcause CSR) is displayed for further investigation.
ERROR_?	Something really bad happened when there is no specific error code available

# 4.7. NEORV32 Runtime Environment

The NEORV32 provides a minimal runtime environment (RTE) that takes care of a stable and *safe* execution environment by handling *all* traps (including interrupts).



Using the RTE is **optional**. The RTE provides a simple and comfortable way of delegating traps while making sure that all traps (even though they are not explicitly used by the application) are handled correctly. Performance-optimized applications or embedded operating systems should not use the RTE for delegating traps.

When execution enters the application's main function, the actual runtime environment is responsible for catching all implemented exceptions and interrupts. To activate the NEORV32 RTE execute the following function:

```
void neorv32_rte_setup(void);
```

This setup initializes the mtvec CSR, which provides the base entry point for all trap handlers. The address stored to this register reflects the first-level exception handler provided by the NEORV32 RTE. Whenever an exception or interrupt is triggered, this first-level handler is called.

The first-level handler performs a complete context save, analyzes the source of the exception/interrupt and calls the according second-level exception handler, which actually takes care of the exception/interrupt handling. For this, the RTE manages a private look-up table to store the addresses of the according trap handlers.

After the initial setup of the RTE, each entry in the trap handler's look-up table is initialized with a debug handler, that outputs detailed hardware information via the **primary UART (UARTO)** when triggered. This is intended as a fall-back for debugging or for accidentally-triggered exceptions/interrupts. For instance, an illegal instruction exception catched by the RTE debug handler might look like this in the UARTO output:

```
<RTE> Illegal instruction @0x000002d6, MTVAL=0x00001537 </RTE>
```

To install the **actual application's trap handlers** the NEORV32 RTE provides functions for installing and un-installing trap handler for each implemented exception/interrupt source.

```
int neorv32_rte_exception_install(uint8_t id, void (*handler)(void));
```

ID name [C]	Description / trap causing entry
RTE_TRAP_I_MISALIGNED	instruction address misaligned
RTE_TRAP_I_ACCESS	instruction (bus) access fault

ID name [C]	Description / trap causing entry
RTE_TRAP_I_ILLEGAL	illegal instruction
RTE_TRAP_BREAKPOINT	breakpoint (ebreak instruction)
RTE_TRAP_L_MISALIGNED	load address misaligned
RTE_TRAP_L_ACCESS	load (bus) access fault
RTE_TRAP_S_MISALIGNED	store address misaligned
RTE_TRAP_S_ACCESS	store (bus) access fault
RTE_TRAP_MENV_CALL	environment call from machine mode (ecall instruction)
RTE_TRAP_UENV_CALL	environment call from user mode (ecall instruction)
RTE_TRAP_MTI	machine timer interrupt
RTE_TRAP_MEI	machine external interrupt
RTE_TRAP_MSI	machine software interrupt
RTE_TRAP_FIRQ_0: RTE_TRAP_FIRQ_15	fast interrupt channel 015

When installing a custom handler function for any of these exception/interrupts, make sure the function uses **no attributes** (especially no interrupt attribute!), has no arguments and no return value like in the following example:

```
void handler_xyz(void) {
   // handle exception/interrupt...
}
```



Do NOT use the interrupt attribute for the application exception handler functions! This will place an mret instruction to the end of it making it impossible to return to the first-level exception handler of the RTE, which will cause stack corruption.

Example: Installation of the MTIME interrupt handler:

```
neorv32_rte_exception_install(EXC_MTI, handler_xyz);
```

To remove a previously installed exception handler call the according un-install function from the NEORV32 runtime environment. This will replace the previously installed handler by the initial debug handler, so even un-installed exceptions and interrupts are further captured.

```
int neorv32_rte_exception_uninstall(uint8_t id);
```

Example: Removing the MTIME interrupt handler:

neorv32\_rte\_exception\_uninstall(EXC\_MTI);



More information regarding the NEORV32 runtime environment can be found in the doxygen software documentation (also available online at GitHub pages:https://stnolting.github.io/neorv32/files.html).

[11] This driver file only represents a stub, since the real CFS drivers are defined by the actual CFS implementation.

# Chapter 5. Let's Get It Started!

To make your NEORV32 project run, follow the guides from the upcoming sections. Follow these guides step by step and in the presented order.

# 5.1. Toolchain Setup

There are two possibilities to get the actual RISC-V GCC toolchain:

- 1. Download and build the official RISC-V GNU toolchain yourself
- 2. Download and install a prebuilt version of the toolchain



The default toolchain prefix for this project is <code>riscv32-unknown-elf</code>. Of course you can use any other RISC-V toolchain (like <code>riscv64-unknown-elf</code>) that is capable to emit code for a <code>rv32</code> architecture. Just change the <code>RISCV\_TOOLCHAIN</code> variable in the application makefile(s) according to your needs or define this variable when invoking the makefile.



Keep in mind that – for instance – a rv32imc toolchain only provides library code compiled with compressed (*C*) and mul/div instructions (*M*)! Hence, this code cannot be executed (without emulation) on an architecture without these extensions!

# 5.1.1. Building the Toolchain from Scratch

To build the toolchain by yourself you can follow the guide from the official <a href="https://github.com/riscv/riscvgnu-toolchain">https://github.com/riscv/riscvgnu-toolchain</a> GitHub page.

The official RISC-V repository uses submodules. You need the --recursive option to fetch the submodules automatically:

```
$ git clone --recursive https://github.com/riscv/riscv-gnu-toolchain
```

Download and install the prerequisite standard packages:

\$ sudo apt-get install autoconf automake autotools-dev curl python3 libmpc-dev libmpfrdev libgmp-dev gawk build-essential bison flex texinfo gperf libtool patchutils bc zlib1g-dev libexpat-dev

To build the Linux cross-compiler, pick an install path. If you choose, say, /opt/riscv, then add /opt/riscv/bin to your PATH variable.

```
$ export PATH=$PATH:/opt/riscv/bin
```

Then, simply run the following commands and configuration in the RISC-V GNU toolchain source folder to compile a rv32i toolchain:

```
riscv-gnu-toolchain$ ./configure --prefix=/opt/riscv --with-arch=rv32i 🛭-with-abi=ilp32
riscv-gnu-toolchain$ make
```

After a while you will get riscv32-unknown-elf-gcc and all of its friends in your /opt/riscv/bin folder.

# 5.1.2. Downloading and Installing a Prebuilt Toolchain

Alternatively, you can download a prebuilt toolchain.

#### Use The Toolchain I have Build

I have compiled the toolchain on a 64-bit x86 Ubuntu (Ubuntu on Windows, actually) and uploaded it to GitHub. You can directly download the according toolchain archive as single *zip-file* within a packed release from github.com/stnolting/riscv-gcc-prebuilt.

Unpack the downloaded toolchain archive and copy the content to a location in your file system (e.g. /opt/riscv). More information about downloading and installing my prebuilt toolchains can be found in the repository's README.

### Use a Third Party Toolchain

Of course you can also use any other prebuilt version of the toolchain. There are a lot RISC-V GCC packages out there - even for Windows.



Make sure the toolchain can (also) emit code for a rv32i architecture, uses the ilp32 or ilp32e ABI and was not build using CPU extensions that are not supported by the NEORV32 (like D).

### 5.1.3. Installation

Now you have the binaries. The last step is to add them to your PATH environment variable (if you have not already done so). Make sure to add the binaries folder (bin) of your toolchain.

```
$ export PATH:$PATH:/opt/riscv/bin
```

You should add this command to your .bashrc (if you are using bash) to automatically add the RISC-V toolchain at every console start.

# 5.1.4. Testing the Installation

To make sure everything works fine, navigate to an example project in the NEORV32 example folder and execute the following command:

neorv32/sw/example/blink\_led\$ make check

This will test all the tools required for the NEORV32. Everything is working fine if "Toolchain check OK" appears at the end.

# 5.2. General Hardware Setup

The following steps are required to generate a bitstream for your FPGA board. If you want to run the NEORV32 processor in simulation only, the following steps might also apply.



Check out the example setups in the boards folder (@GitHub: https://github.com/stnolting/neorv32/tree/master/boards), which provides script-based demo projects for various FPGA boars.

In this tutorial we will use a test implementation of the processor – using many of the processor's optional modules but just propagating the minimal signals to the outer world. Hence, this guide is intended as evaluation or "hello world" project to check out the NEORV32. A little note: The order of the following steps might be a little different for your specific EDA tool.

- 0. Create a new project with your FPGA EDA tool of choice.
- 1. Add all VHDL files from the project's rtl/core folder to your project. Make sure to reference the files only do not copy them.
- 2. Make sure to add all the rtl files to a new library called neorv32. If your FPGA tools does not provide a field to enter the library name, check out the "properties" menu of the rtl files.
- 3. The rtl/core/neorv32\_top.vhd VHDL file is the top entity of the NEORV32 processor. If you already have a design, instantiate this unit into your design and proceed.
- 4. If you do not have a design yet and just want to check out the NEORV32 no problem! In this guide we will use a simplified top entity, that encapsulated the actual processor top entity: add the rtl/core/top\_templates/neorv32\_test\_setup.vhd VHDL file to your project too, and select it as top entity.
- 5. This test setup provides a minimal test hardware setup:




Figure 4. NEORV32 "hello world" test setup

7. This test setup only implements some very basic processor and CPU features. Also, only the

- minimum number of signals is propagated to the outer world. Please note that the reset input signal rstn\_i is low-active.
- 8. The configuration of the NEORV32 processor is done using the generics of the instantiated processor top entity. Let's keep things simple at first and use the default configuration:

*Listing 1. Cut-out of* neorv32\_test\_setup.vhd showing the processor instance and its configuration

```
neorv32_top_inst: neorv32_top
generic map (
  -- General --
 CLOCK_FREQUENCY
                   => 100000000, -- in Hz 1
 BOOTLOADER_EN
                    => true,
 USER CODE
                    => x"000000000",
  -- Internal instruction memory --
 MEM INT IMEM EN
                  => true,
 MEM_INT_IMEM_SIZE => 16*1024, ②
 MEM_INT_IMEM_ROM => false,
 -- Internal data memory --
 MEM_INT_DMEM_EN
                    => true,
 MEM_INT_DMEM_SIZE => 8*1024, 3
```

- ① Clock frequency of clk\_i in Hertz
- ② Default size of internal instruction memory: 16kB (no need to change that now)
- 3 Default size of internal data memory: 8kB (no need to change that *now*)
- 9. There is one generic that has to be set according to your FPGA / board: The clock frequency of the top's clock input signal (clk\_i). Use the \_CLOCK\_FREQUENC\_Y generic to specify your clock source's frequency in Hertz (Hz) (note "1").
- 10. If you feel like it or if your FPGA does not provide so many resources you can modify the **memory sizes** (*MEM\_INT\_IMEM\_SIZE* and *MEM\_INT\_DMEM\_SIZE* marked with notes "2" and "3") or even exclude certain ISa extensions and peripheral modules from implementation but as mentioned above, let's keep things simple at first and use the standard configuration for now.



Keep the internal instruction and data memory sizes in mind – these values are required for setting up the software framework in the next section General Software Framework Setup.

11. Depending on your FPGA tool of choice, it is time to assign the signals of the test setup top entity to the according pins of your FPGA board. All the signals can be found in the entity declaration:

### Listing 2. Entity signals of neorv32\_test\_setup.vhd

```
entity neorv32_test_setup is
  port (
    -- Global control --
    clk_i : in std_ulogic := '0'; -- global clock, rising edge
    rstn_i : in std_ulogic := '0'; -- global reset, low-active, async
    -- GPIO --
    gpio_o : out std_ulogic_vector(7 downto 0); -- parallel output
    -- UARTO --
    uart0_txd_o : out std_ulogic; -- UARTO send data
    uart0_rxd_i : in std_ulogic := '0' -- UARTO receive data
);
end neorv32_test_setup;
```

- 12. Attach the clock input clk\_i to your clock source and connect the reset line rstn\_i to a button of your FPGA board. Check whether it is low-active or high-active the reset signal of the processor is low-active, so maybe you need to invert the input signal.
- 13. If possible, connected at least bit 0 of the GPIO output port gpio\_o to a high-active LED (invert the signal when your LEDs are low-active) this LED will be used as status LED by the bootloader.
- 14. Finally, connect the primary UART's (UART0) communication signals uart0\_txd\_o and uart0\_rxd\_i to your serial host interface (USB-to-serial converter).
- 15. Perform the project HDL compilation (synthesis, mapping, bitstream generation).
- 16. Download the generated bitstream into your FPGA ("program" it) and press the reset button (just to make sure everything is sync).
- 17. Done! If you have assigned the bootloader status LED, it should be flashing now and you should receive the bootloader start prompt in your UART console (check the baudrate!).

## 5.3. General Software Framework Setup

While your synthesis tool is crunching the NEORV32 HDL files, it is time to configure the project's software framework for your processor hardware setup.

- 1. You need to tell the linker the actual size of the processor's instruction and data memories. This has to be always sync to the **hardware memory configuration** (done in section General Hardware Setup).
- 2. Open the NEORV32 linker script sw/common/neorv32.ld with a text editor. Right at the beginning of the linker script you will find the **MEMORY** configuration showing two regions: rom and ram

Listing 3. Cut-out of the linker script neorv32.ld: Memory configuration

```
MEMORY
{
   rom (rx) : ORIGIN = DEFINED(make_bootloader) ? 0xFFFF0000 : 0x00000000, LENGTH =
DEFINED(make_bootloader) ? 4*1024 : 16*1024 ①
   ram (rwx) : ORIGIN = 0x80000000, LENGTH = 8*1024 ②
}
```

- 1 Size of internal instruction memory (IMEM): 16kB
- ② Size of internal data memory (DMEM): 8kB



The rom region provides conditional assignments (via the *make\_bootloader* symbol) for the *origin* and the *length* configuration depending on whether the executable is built as normal application (for the IMEM) or as bootloader code (for the BOOTROM). To modify the IMEM configuration of the rom region, make sure to **only edit the most right values** for ORIGIN and LENGTH (marked with notes "1" and "2").

3. There are four parameters that are relevant here (only the right-most value for the rom section): The *origin* and the *length* of the instruction memory (region name rom) and the *origin* and the *length* of the data memory (region name rom). These four parameters have to be always sync to your hardware memory configuration as described in section General Hardware Setup.



The rom *ORIGIN* parameter has to be equal to the configuration of the NEORV32 ispace\_base\_c (default: 0x00000000) VHDL package (rtl/core/neorv32\_package.vhd) configuration constant. The ram *ORIGIN* parameter has to be equal to the configuration of the NEORV32 dspace\_base\_c (default: 0x80000000) VHDL package (rtl/core/neorv32\_package.vhd) configuration constant.



The rom *LENGTH* and the ram *LENGTH* parameters have to match the configured memory sizes. For instance, if the system does not have any external memories connected, the rom *LENGTH* parameter has to be equal to the processor-internal IMEM size (defined via top's *MEM\_INT\_IMEM\_SIZE* generic) and the ram *LENGTH* parameter has to be equal to the processor-internal DMEM size (defined via top's *MEM\_INT\_DMEM\_SIZE* generic).

## 5.4. Application Program Compilation

- 1. Open a terminal console and navigate to one of the project's example programs. For instance navigate to the simple sw/example\_blink\_led example program. This program uses the NEORV32 GPIO unit to display an 8-bit counter on the lowest eight bit of the gpio\_o output port.
- 2. To compile the project and generate an executable simply execute:

```
neorv32/sw/example/blink_led$ make exe
```

3. This will compile and link the application sources together with all the included libraries. At the end, your application is transformed into an ELF file (main.elf). The NEORV32 image generator (in sw/image\_gen) takes this file and creates a final executable. The makefile will show the resulting memory utilization and the executable size:

```
neorv32/sw/example/blink_led$ make exe
Memory utilization:
  text data bss dec hex filename
  852 0 0 852 354 main.elf
Executable (neorv32_exe.bin) size in bytes:
864
```

4. That's it. The exe target has created the actual executable neorv32\_exe.bin in the current folder, which is ready to be uploaded to the processor via the bootloader's UART interface.



The compilation process will also create a main.asm assembly listing file in the project directory, which shows the actual assembly code of the complete application.

# 5.5. Uploading and Starting of a Binary Executable Image via UART

You have just created the executable. Now it is time to upload it to the processor. There are basically two options to do so.

### Option 1

The NEORV32 makefiles provide an upload target that allows to directly upload an executable from the command line. Reset the processor and execute:

sw/example/blink\_led\$ make COM\_PORT=/dev/ttyUSB1 upload

Replace /dev/ttyUSB1 with the actual serial port you are using to communicate with the processor. You might have to use sudo make ··· if the targeted device requires elevated access rights.

#### Option 2

The "better" option is to use a standard terminal program to upload an executable. This provides a more comfortable way as you can directly interact with the bootloader console. Additionally, using a terminal program also allows to directly communicate with the uploaded application.

- 1. Connect the primary UART (UART0) interface of your FPGA board to a serial port of your computer or use an USB-to-serial adapter.
- 2. Start a terminal program. In this tutorial, I am using TeraTerm for Windows. You can download it from https://ttssh2.osdn.jp/index.html.en



Make sure your terminal program can transfer the executable in raw byte mode without any protocol stuff around it.

- 3. Open a connection to the corresponding srial port. Configure the terminal according to the following parameters:
  - 19200 Baud
  - 8 data bits
  - 1 stop bit
  - no parity bits
  - no transmission/flow control protocol! (just raw byte mode)
  - ∘ newline on \r\n (carriage return & newline)
- 4. Also make sure, that single chars are transmitted without any consecutive "new line" or "carriage return" commands (this is highly dependent on your terminal application of choice, TeraTerm only sends the raw chars by default).
- 5. Press the NEORV32 reset button to restart the bootloader. The status LED starts blinking and the

bootloader intro screen appears in your console. Hurry up and press any key (hit space!) to abort the automatic boot sequence and to start the actual bootloader user interface console.

Listing 4. Bootloader console; aborted auto-boot sequence

```
<< NEORV32 Bootloader >>
BLDV: Mar 23 2021
HWV: 0x01050208
CLK: 0x05F5E100
USER: 0x10000DE0
MISA: 0x40901105
ZEXT: 0x00000023
PROC: 0x0EFF0037
IMEM: 0x00004000 bytes @ 0x00000000
DMEM: 0x00002000 bytes @ 0x80000000
Autoboot in 8s. Press key to abort.
Aborted.
Available commands:
h: Help
r: Restart
u: Upload
s: Store to flash
1: Load from flash
e: Execute
CMD:>
```

6. Execute the "Upload" command by typing u. Now the bootloader is waiting for a binary executable to be send.

```
CMD:> u
Awaiting neorv32_exe.bin...
```

- 7. Use the "send file" option of your terminal program to transmit the previously generated binary executable neorv32\_exe.bin.
- 8. Again, make sure to transmit the executable in raw binary mode (no transfer protocol, no additional header stuff). When using TeraTerm, select the "binary" option in the send file dialog.
- 9. If everything went fine, OK will appear in your terminal:

```
CMD:> u
Awaiting neorv32_exe.bin... OK
```

10. The executable now resides in the instruction memory of the processor. To execute the program

right now run the "Execute" command by typing e:

```
CMD:> u
Awaiting neorv32_exe.bin... OK
CMD:> e
Booting...
Blinking LED demo program
```

11. Now you should see the LEDs counting.

## 5.6. Setup of a New Application Program Project

Done with all the introduction tutorials and those example programs? Then it is time to start your own application project!

- 1. The easiest way of creating a **new** project is to make a copy of an **existing** project (like the blink\_led project) inside the sw/example folder. By this, all file dependencies are kept and you can start coding and compiling.
- 2. If you want to place the project folder somewhere else you need to adapt the project's makefile. In the makefile you will find a variable that keeps the relative or absolute path to the NEORV32 home folder. Just modify this variable according to your new project's home location:

```
# Relative or absolute path to the NEORV32 home folder (use default if not set by user)
NEORV32_HOME ?= ../../..
```

3. If your project contains additional source files outside of the project folder, you can add them to the *APP\_SRC* variable:

```
# User's application sources (add additional files here)
APP_SRC = $(wildcard *.c) ../somewhere/some_file.c
```

4. You also need to add the folder containing the include files of your new project to the *APP\_INC* variable (do not forget the -I prefix):

```
# User's application include folders (don't forget the '-I' before each entry)
APP_INC = -I . ./somewhere/include_stuff_folder
```

5. If you feel like it, you can change the default optimization level:

```
# Compiler effort
EFFORT = -Os
```



All the assignments made to the makefile variable can also be done "inline" when invoking the makefile. For example: \$make EFFORT=-Os clean\_all exe

## 5.7. Enabling RISC-V CPU Extensions

Whenever you enable/disable a RISC-V CPU extensions via the according *CPU\_EXTENSION\_RISCV\_x* generic, you need to adapt the toolchain configuration so the compiler can actually generate according code for it.

To do so, open the makefile of your project (for example sw/example/blink\_led/makefile) and scroll to the "USER CONFIGURATION" section right at the beginning of the file. You need to modify the *MARCH* variable and eventually the *MABI* variable according to your CPU hardware configuration.

```
# CPU architecture and ABI
MARCH = -march=rv32i ①
MABI = -mabi=ilp32 ②
```

- ① MARCH = Machine architecture ("ISA string")
- 2 MABI = Machine binary interface

For example when you enable the RISC-V C extension (16-bit compressed instructions) via the *CPU\_EXTENSION\_RISCV\_C* generic (set *true*) you need to add the 'c' extension also to the *MARCH* ISA string.

You can also override the default *MARCH* and *MABI* configurations from the makefile when invoking the makefile:

```
$ make MARCH=-march=rv32ic clean_all all
```



The RISC-V ISA string (for MARCH) follows a certain canonical structure: rev32[i/e][m][a][f][d][g][q][c][b][v][n]... For example rv32imac is valid while rv32imac is not valid.

# 5.8. Building a Non-Volatile Application without External Boot Memory

The primary purpose of the bootloader is to allow an easy and fast update of the current application. In particular, this is very handy during the development stage of a project as you can upload modified programs at any time via the UART. Maybe at some time your project has become mature and you want to actually *embed* your processor including the application.

There are two options to provide *non-volatile* storage of your application. The simplest (but also most constrained) one is to implement the IMEM as true ROM to contain your program. The second option is to use an external boot memory - this concept is shown in a different section: Programming an External SPI Flash via the Bootloader.

### Using the IMEM as ROM:

- for this boot concept the bootloader is no longer required
- this concept only works for the internal IMEM (but can be extended to work with external memories coupled via the processor's bus interface)
- make sure that the memory components (like block RAM) the IMEM is mapped to support an initialization via the bitstream
- 1. At first, compile your application code by running the make install command:

```
neorv32/sw/example/blink_led$ make compile

Memory utilization:

text data bss dec hex filename

852 0 0 852 354 main.elf

Executable (neorv32_exe.bin) size in bytes:

864

Installing application image to ../../../rtl/core/neorv32_application_image.vhd
```

- 2. The install target has created an executable, too, but this time also in the form of a VHDL memory initialization file. during synthesis, this initialization will become part of the final FPGA bitstream, which in terms initializes the IMEM's memory primitives.
- 3. To allow a direct boot of this image without interference of the bootloader you *can* deactivate the implementation of the bootloader via the according top entity's generic:

```
BOOTLOADER_EN => false, -- implement processor-internal bootloader? ①
```

- ① Set to *false* to make the CPU directly boot from the IMEM. In this case the BOOTROM is discarded from the design.
- 4. When the bootloader is deactivated, the according module (BOOTROM) is removed from the design and the CPU will start booting at the base address of the instruction memory space

(IMEM base address) making the CPU directly executing your application after reset.

5. The IMEM could be still modified, since it is implemented as RAM by default, which might corrupt your executable. To prevent this and to implement the IMEM as true ROM (and eventually saving some more hardware resources), active the "IMEM as ROM" feature using the processor's according top entity generic:

MEM\_INT\_IMEM\_ROM => true, -- implement processor-internal instruction memory as ROM

6. Perform a new synthesis and upload your bitstream. Your application code now resides unchangeable in the processor's IMEM and is directly executed after reset.

## 5.9. Customizing the Internal Bootloader

The bootloader provides several configuration options to customize it for your specific applications. The most important user-defined configuration options are available as C #defines right at the beginning of the bootloader source code sw/bootloader/bootloader.c):

Listing 5. Cut-out from the bootloader source code bootloader.c: configuration parameters

```
/** UART BAUD rate */
#define BAUD_RATE (19200)
/** Enable auto-boot sequence if != 0 */
#define AUTOBOOT EN (1)
/** Time until the auto-boot sequence starts (in seconds) */
#define AUTOBOOT TIMEOUT 8
/** Set to 0 to disable bootloader status LED */
#define STATUS_LED_EN (1)
/** SPI_DIRECT_BOOT_EN: Define/uncomment to enable SPI direct boot */
//#define SPI DIRECT BOOT EN
/** Bootloader status LED at GPIO output port */
#define STATUS LED (0)
/** SPI flash boot image base address (warning! address might wrap-around!) */
#define SPI_FLASH_BOOT_ADR (0x00800000)
/** SPI flash chip select line at spi_csn_o */
#define SPI FLASH CS (0)
/** Default SPI flash clock prescaler */
#define SPI_FLASH_CLK_PRSC (CLK_PRSC_8)
/** SPI flash sector size in bytes (default = 64kb) */
#define SPI_FLASH_SECTOR_SIZE (64*1024)
/** ASCII char to start fast executable upload process */
#define FAST_UPLOAD_CMD '#'
```

#### Changing the Default Size of the Bootloader ROM

The NEORV32 default bootloader uses 4kB of storage. This is also the default size of the BOOTROM memory component. If your new/modified bootloader exceeds this size, you need to modify the boot ROM configurations.

1. Open the processor's main package file rtl/core/neorv32\_package.vhd and edit the boot\_size\_c constant according to your requirements. The boot ROM size must not exceed 32kB and should be a power of two (for optimal hardware mapping).

```
-- Bootloader ROM -- constant boot_size_c : natural := 4*1024; -- bytes
```

2. Now open the NEORV32 linker script sw/common/neorv32.ld and adapt the LENGTH parameter of the rom according to your new memory size. boot\_size\_c and the rom LENGTH attribute have to be always identical. Do **not modify** the ORIGIN of the rom section.

```
MEMORY
{
  rom (rx) : ORIGIN = DEFINED(make_bootloader) ? 0xFFFF0000 : 0x00000000, LENGTH =
DEFINED(make_bootloader) ? 4*1024 : 16*1024 ①
  ram (rwx) : ORIGIN = 0x80000000, LENGTH = 8*1024
}
```

① Bootloader ROM default size = 4\*1024 bytes (**left** value)



The rom region provides conditional assignments (via symbol make\_bootloader) for the origin and the length depending on whether the executable is built as normal application (for the IMEM) or as bootloader code (for the BOOTROM). To modify the BOOTLOADER memory size, make sure to edit the first value for the origin (note "1").

#### Re-Compiling and Re-Installing the Bootloader

Whenever you have modified the bootloader you need to recompile and re-install it and resynthesize your design.

1. Compile and install the bootloader using the explicit bootloader makefile target.

```
neorv32/sw/bootloader$ make bootloader
```

1. Now perform a new synthesis / HDL compilation to update the bitstream with the new bootloader image (some synthesis tools also allow to only update the BRAM initialization without re-running the entire synthesis process).



The bootloader is intended to work regardless of the actual NEORV32 hardware configuration – especially when it comes to CPU extensions. Hence, the bootloader should be build using the minimal rv32i ISA only (rv32e would be even better).

## 5.10. Programming an External SPI Flash via the Bootloader

As described in section External SPI Flash for Booting the bootloader provides an option to store an application image to an external SPI flash and to read this image back for booting. These steps show how to store a

- 1. At first, reset the NEORV32 processor and wait until the bootloader start screen appears in your terminal program.
- 2. Abort the auto boot sequence and start the user console by pressing any key.
- 3. Press u to upload the program image, that you want to store to the external flash:

```
CMD:> u
Awaiting neorv32_exe.bin...
```

4. Send the binary in raw binary via your terminal program. When the uploaded is completed and "OK" appears, press p to trigger the programming of the flash (do not execute the image via the e command as this might corrupt the image):

```
CMD:> u
Awaiting neorv32_exe.bin... OK
CMD:> p
Write 0x000013FC bytes to SPI flash @ 0x00800000? (y/n)
```

5. The bootloader shows the size of the executable and the base address inside the SPI flash where the executable is going to be stored. A prompt appears: Type y to start the programming or type n to abort. See section <<\_external\_spi\_flash\_for\_booting> for more information on how to configure the base address.

```
CMD:> u
Awaiting neorv32_exe.bin... OK
CMD:> p
Write 0x000013FC bytes to SPI flash @ 0x00800000? (y/n) y
Flashing... OK
CMD:>
```

6. If "OK" appears in the terminal line, the programming process was successful. Now you can use the auto boot sequence to automatically boot your application from the flash at system start-up without any user interaction.

## 5.11. Simulating the Processor

#### **Testbench**

The NEORV32 project features a simple default testbench (sim/neorv32\_tb.vhd) that can be used to simulate and test the processor setup. This testbench features a 100MHz clock and enables all optional peripheral and CPU extensions except for the E extension and the TRNG IO module (that CANNOT be simulated due to its combinatorial (looped) oscillator architecture).

The simulation setup is configured via the "User Configuration" section located right at the beginning of the testbench's architecture. Each configuration constant provides comments to explain the functionality.

Besides the actual NEORV32 Processor, the testbench also simulates "external" components that are connected to the processor's external bus/memory interface. These components are:

- an external instruction memory (that also allows booting from it)
- an external data memory
- an external memory to simulate "external IO devices"
- a memory-mapped registers to trigger the processor's interrupt signals

The following table shows the base addresses of these four components and their default configuration and properties (attributes: r = read, w = write, e = execute, a = atomic accesses possible, a = byte-accessible, a

Base address	Size	Attributes	Description
0×00000000	imem_size_c	r/w/e, a, 8/16/32	external IMEM (initialized with application image)
0x80000000	dmem_size_c	r/w/e, a, 8/16/32	external DMEM
0xf0000000	64 bytes	r/w/e, !a, 8/16/32	external "IO" memory, atomic accesses will fail
0xff000000	4 bytes	-/w/-, a, -/-/32	memory-mapped register to trigger "machine external", "machine software" and "SoC Fast Interrupt" interrupts

Table 52. Testbench: processor-external memories

The simulated NEORV32 does not use the bootloader and directly boots the current application image (from the rtl/core/neorv32\_application\_image.vhd image file). Make sure to use the all target of the makefile to install your application as VHDL image after compilation:

sw/example/blink\_led\$ make clean\_all all

#### Simulation-Optimized CPU/Processors Modules



The sim/rtl\_modules folder provides simulation-optimized versions of certain CPU/processor modules. These alternatives can be used to replace the default CPU/processor HDL files to allow faster/easier/more efficient simulation. These files are not intended for synthesis!

#### **Simulation Console Output**

Data written to the NEORV32 UARTO / UART1 transmitter is send to a virtual UART receiver implemented as part of the testbench. Received chars are send to the simulator console and are also stored to a log file (neorv32.testbench\_uart0.out for UART0, neorv32.testbench\_uart1.out for UART1) inside the simulator home folder.

#### **Faster Simulation Console Output**

When printing data via the UART the communication speed will always be based on the configured BAUD rate. For a simulation this might take some time. To have faster output you can enable the **simulation mode** or UARTO/UART1 (see section Primary Universal Asynchronous Receiver and Transmitter (UARTO)).

ASCII data send to UARTO will be immediately printed to the simulator console. Additionally, the ASCII data is logged in a file (neorv32.uart0.sim\_mode.text.out) in the simulator home folder. All written 32-bit data is also dumped as 8-char hexadecimal value into a file (neorv32.uart0.sim\_mode.data.out) also in the simulator home folder.

ASCII data send to UART1 will be immediately printed to the simulator console. Additionally, the ASCII data is logged in a file (neorv32.uart1.sim\_mode.text.out) in the simulator home folder. All written 32-bit data is also dumped as 8-char hexadecimal value into a file (neorv32.uart1.sim\_mode.data.out) also in the simulator home folder.

You can "automatically" enable the simulation mode of UARTO/UART1 when compiling an application. In this case the "real" UARTO/UART1 transmitter unit is permanently disabled. To enable the simulation mode just compile and install your application and add <code>UARTO\_SIM\_MODE</code> for UART0 and/or <code>UART1\_SIM\_MODE</code> for UART1 to the compiler's <code>USER\_FLAGS</code> variable (do not forget the -D suffix flag):

sw/example/blink\_led\$ make USER\_FLAGS+=-DUART0\_SIM\_MODE clean\_all all

The provided define will change the default UART0/UART1 setup function in order to set the simulation mode flag in the according UART's control register.



The UART simulation output (to file and to screen) outputs "complete lines" at once. A line is completed with a line feed (newline, ASCII  $\ n = 10$ ).

#### Simulation with Xilinx Vivado

The project features default a Vivado simulation waveform configuration in sim/vivado.

#### Simulation with GHDL

To simulate the processor using *GHDL* navigate to the sim folder and run the provided shell script. All arguments are passed to GHDL. For example the simulation time can be configured using --stop -time=4ms as argument.

neorv32/sim\$ sh ghdl\_sim.sh --stop-time=4ms

## 5.12. Building the Software Framework Documentation

All core library software sources (libraries sw/lib, example programs sw/example, ...) are highly documented using *doxygen*. To build the documentation by yourself navigate to the project's doc folder and run *doxygen*:

neorv32/docs\$ doxygen Doxyfile

This will generate the docs/doxygen\_build folder. To view the documentation, open the docs/doxygen\_build/html/index.html file with your browser of choice. Click on the "files" tab to see a list of all documented files.



The documentation is automatically built and deployed to GitHub pages by the CI workflow (https://stnolting.github.io/neorv32/files.html).

## 5.13. Building this Data Sheet

This data sheet is written using asciidoc and rendered by asciidoc-pdf. To build the pdf by yourself navigate to the project's doc folder and execute the data sheet generator script:

neorv32/docs\$ sh make\_datasheet.sh

This will render all asciidoc files from docs/src adoc to generate this document (docs/NEORV32.pdf).

## 5.14. FreeRTOS Support

A NEORV32-specific port and a simple demo for FreeRTOS (https://github.com/FreeRTOS/FreeRTOS) are available in the sw/example/demo\_freeRTOS folder.

See the according documentation (sw/example/demo\_freeRTOS/README.md) for more information.

## 5.15. RISC-V Architecture Test Framework

The NEORV32 Processor passes the according tests provided by the official RISC-V Architecture Test Suite (V2.0+), which is available online at GitHub: <a href="https://github.com/riscv/riscv-arch-test">https://github.com/riscv/riscv-arch-test</a>

All files required for executing the test framework on a simulated instance of the processor (including port files) are located in the riscv-arch-test folder in the root directory of the NEORV32 repository. Take a look at the provided riscv-arch-test/README.md (online at GitHunb) file for more information on how to run the tests and how testing is conducted in detail.