

<b>ENGI21917</b>	<b>Lab 3</b>	<b>Due: End of lab session</b>	<b>Winter 2024</b>
------------------	--------------	--------------------------------	--------------------

**Student**

**(PRINT):** \_\_\_\_\_

**Equipment:** FPGA development board, laptop.

### **Procedures**

1. Write separate VHDL codes for an inverter, a three input AND gate, and an XOR gate. Then, using **structural programming approach** instantiate them as components to build a logic gate with the given following function. (1, 1, 1, 5 marks)

$$f = \overline{(a \text{ AND } b \text{ AND } c) \text{ XOR } d}$$

2. Modify the VHDL code you developed in question 1 to implement the same logic using a NAND gate instead of the inverter. **Demonstrate your program to instructor and Describe modifications you made.** (2 Marks)