

Select project type

Choose the type of project – design, library, or workspace.

Design project:

☐ Target kit:

☐ Target module:

☒ Target device: PSoC 5LP CY8C5888LTI-LP097

☐ Library project

☐ Workspace

Next >

Cancel

Select project template

Choose a schematic template or start your design with a kit or example project.



Code example

Choose from our library of code examples.




Empty schematic



Create a full custom design by adding functionality from the component catalog.

< Back

Next >

Cancel





Configure 'Pin_1'

Name:

Pins Mapping Reset Built-in

Number of pins:

[All pins]
☒ LED_0

General Input Output


Type
☐ Analog
☐ Digital input
☒ HW connection
☒ Digital output
☐ HW connection
☐ Output enable
☐ Bidirectional
☐ External terminal

Drive mode
 Strong drive

Initial drive state:
 Low (0)

Min. supply voltage:

☐ Hot swap



[Datasheet](#) [OK](#) [Apply](#) [Cancel](#)

Workspace 'Lab01-000' (1 Project)

Project 'Lab01' [CY8C5888L]

TopDesign.cysch

Design Wide Resources (La)

Pins

Analog

Clocks

Interrupts

DMA

System

Directives

Flash Security

EEPROM

Header Files

cyapicallbacks.h

Source Files

main.c

Components

Documentation

Results




Diagram of the CY8C5888LTI-LP097 68-QFN package showing pin connections and component assignments.

Pin connections (Left side):

- 1 P2[0]
- 2 P2[7]
- 3 P1[24]
- 4 P1[25]
- 5 VSSB
- 6 IN0
- 7 V8
- 8 VBAT
- 9 VSSD
- 10 XRES_N
- 11 P1[0]
- 12 P1[1]
- 13 P1[2]
- 14 P1[3]
- 15 P1[4]
- 16 P1[5]
- 17 VDDIO1
- 18 P1[6]
- 19 P1[7]
- 20 P1[27]
- 21 P1[28]
- 22 P1[29]
- 23 P1[30]
- 24 P1[31]
- 25 VSSC
- 26 VSSD
- 27 P1[32]
- 28 P1[33]
- 29 P1[34]
- 30 P1[35]
- 31 P1[36]
- 32 P1[37]
- 33 P1[38]
- 34 P1[39]
- 35 P1[40]
- 36 P1[41]
- 37 P1[42]
- 38 P1[43]
- 39 P1[44]
- 40 P1[45]
- 41 P1[46]
- 42 P1[47]
- 43 P1[48]
- 44 P1[49]
- 45 P1[50]
- 46 P1[51]
- 47 P1[52]
- 48 P1[53]
- 49 P1[54]
- 50 P1[55]
- 51 P1[56]
- 52 P1[57]
- 53 P1[58]
- 54 P1[59]
- 55 P1[60]
- 56 P1[61]
- 57 P1[62]
- 58 P1[63]
- 59 P1[64]
- 60 P1[65]
- 61 P1[66]
- 62 P1[67]
- 63 P1[68]
- 64 P1[69]
- 65 P1[70]
- 66 P1[71]
- 67 P1[72]
- 68 P1[73]

Pin connections (Right side):

- 51 P0[3]
- 50 P0[2]
- 49 P0[1]
- 48 P0[0]
- 47 P1[23]
- 46 P1[22]
- 45 VSSD
- 44 VDDA
- 43 VSSA
- 42 VCCA
- 41 P1[53]
- 40 P1[52]
- 39 P1[21]
- 38 P1[20]
- 37 P3[7]
- 36 P3[6]
- 35 VDDIO3
- 34 P3[5]
- 33 P3[4]
- 32 P3[3]
- 31 P3[2]
- 30 P3[1]
- 29 P3[0]
- 28 P2[7]
- 27 P2[6]
- 26 P2[5]
- 25 P2[4]
- 24 P2[3]
- 23 P2[2]
- 22 P2[1]
- 21 P2[0]
- 20 P1[7]
- 19 P1[6]
- 18 P1[5]
- 17 P1[4]
- 16 P1[3]
- 15 P1[2]
- 14 P1[1]
- 13 P1[0]
- 12 P0[7]
- 11 P0[6]
- 10 P0[5]
- 9 P0[4]
- 8 P0[3]
- 7 P0[2]
- 6 P0[1]
- 5 P0[0]

Component assignments (Right side):

- <auto-assign during build>
- P0[0] OpAmp[2].vout
- P0[1] OpAmp[0].vout
- P0[2] OpAmp[0].vplus, SAR[1].ext_pin
- P0[3] OpAmp[0].vminus, DSM[0].ext_pin_1
- P0[4] OpAmp[2].vplus, SAR[0].ext_pin
- P0[5] OpAmp[2].vminus
- P0[6] VIDAC[0].iout
- P0[7] VIDAC[2].iout
- P1[2] XRES[0].opt
- P1[4] JTAG[0].tdi
- P1[5] JTAG[0].ntrst
- P1[6]
- P1[7]
- P2[0]
- P2[1]
- P2[2]
- P2[3] TRACE[0].CLK
- P2[4] TRACE[0].D0
- P2[5] TRACE[0].D1
- P2[6] TRACE[0].D2
- P2[7] TRACE[0].D3
- P3[0] VIDAC[1].iout
- P3[1] VIDAC[3].iout
- P3[2] OpAmp[3].vminus, DSM[0].ext_pin_2
- P3[3] OpAmp[3].vplus
- P3[4] OpAmp[1].vminus
- P3[5] OpAmp[1].vplus
- P3[6] OpAmp[1].vout
- P3[7] OpAmp[3].vout
- P12[0] SIO, I2C[0].scl
- P12[1] SIO, I2C[0].sda
- P12[2] SIO
- P12[3] SIO
- P12[4] SIO, I2C[0].scl
- P12[5] SIO, I2C[0].sda

Located at: C:\Users\Lenovo\AppData\Local\Temp\PSoc Creator-000.log

sw component updates available: Lab01. To update the components in a project right-click on the proj

Diagram of the CY8C5888LTI-LP097 68-QFN package showing pin connections and component assignments.

Pin connections (Left side):

- 1 P2[0]
- 2 P2[7]
- 3 P1[24]
- 4 P1[25]
- 5 VSSB
- 6 IN0
- 7 V8
- 8 VBAT
- 9 VSSD
- 10 XRES_N
- 11 P1[0]
- 12 P1[1]
- 13 P1[2]
- 14 P1[3]
- 15 P1[4]
- 16 P1[5]
- 17 VDDIO1
- 18 P1[6]
- 19 P1[7]
- 20 P1[27]
- 21 P1[28]
- 22 P1[29]
- 23 P1[30]
- 24 P1[31]
- 25 VSSC
- 26 VSSD
- 27 P1[32]
- 28 P1[33]
- 29 P1[34]
- 30 P1[35]
- 31 P1[36]
- 32 P1[37]
- 33 P1[38]
- 34 P1[39]
- 35 P1[40]
- 36 P1[41]
- 37 P1[42]
- 38 P1[43]
- 39 P1[44]
- 40 P1[45]
- 41 P1[46]
- 42 P1[47]
- 43 P1[48]
- 44 P1[49]
- 45 P1[50]
- 46 P1[51]
- 47 P1[52]
- 48 P1[53]
- 49 P1[54]
- 50 P1[55]
- 51 P1[56]
- 52 P1[57]
- 53 P1[58]
- 54 P1[59]
- 55 P1[60]
- 56 P1[61]
- 57 P1[62]
- 58 P1[63]
- 59 P1[64]
- 60 P1[65]
- 61 P1[66]
- 62 P1[67]
- 63 P1[68]
- 64 P1[69]
- 65 P1[70]
- 66 P1[71]
- 67 P1[72]
- 68 P1[73]

Pin connections (Right side):

- 51 P0[3]
- 50 P0[2]
- 49 P0[1]
- 48 P0[0]
- 47 P1[23]
- 46 P1[22]
- 45 VSSD
- 44 VDDA
- 43 VSSA
- 42 VCCA
- 41 P1[53]
- 40 P1[52]
- 39 P1[21]
- 38 P1[20]
- 37 P3[7]
- 36 P3[6]
- 35 VDDIO3
- 34 P3[5]
- 33 P3[4]
- 32 P3[3]
- 31 P3[2]
- 30 P3[1]
- 29 P3[0]
- 28 P2[7]
- 27 P2[6]
- 26 P2[5]
- 25 P2[4]
- 24 P2[3]
- 23 P2[2]
- 22 P2[1]
- 21 P2[0]
- 20 P1[7]
- 19 P1[6]
- 18 P1[5]
- 17 P1[4]
- 16 P1[3]
- 15 P1[2]
- 14 P1[1]
- 13 P1[0]
- 12 P0[7]
- 11 P0[6]
- 10 P0[5]
- 9 P0[4]
- 8 P0[3]
- 7 P0[2]
- 6 P0[1]
- 5 P0[0]

Component assignments (Right side):

- <auto-assign during build>
- P0[0] OpAmp[2].vout
- P0[1] OpAmp[0].vout
- P0[2] OpAmp[0].vplus, SAR[1].ext_pin
- P0[3] OpAmp[0].vminus, DSM[0].ext_pin_1
- P0[4] OpAmp[2].vplus, SAR[0].ext_pin
- P0[5] OpAmp[2].vminus
- P0[6] VIDAC[0].iout
- P0[7] VIDAC[2].iout
- P1[2] XRES[0].opt
- P1[4] JTAG[0].tdi
- P1[5] JTAG[0].ntrst
- P1[6]
- P1[7]
- P2[0]
- P2[1]
- P2[2]
- P2[3] TRACE[0].CLK
- P2[4] TRACE[0].D0
- P2[5] TRACE[0].D1
- P2[6] TRACE[0].D2
- P2[7] TRACE[0].D3
- P3[0] VIDAC[1].iout
- P3[1] VIDAC[3].iout
- P3[2] OpAmp[3].vminus, DSM[0].ext_pin_2
- P3[3] OpAmp[3].vplus
- P3[4] OpAmp[1].vminus
- P3[5] OpAmp[1].vplus
- P3[6] OpAmp[1].vout
- P3[7] OpAmp[3].vout
- P12[0] SIO, I2C[0].scl
- P12[1] SIO, I2C[0].sda
- P12[2] SIO
- P12[3] SIO
- P12[4] SIO, I2C[0].scl
- P12[5] SIO, I2C[0].sda

Build menu options:

- Build Lab01 (Shift+F6)
- Clean Lab01
- Clean and Build Lab01
- Cancel Build (Ctrl+Break)
- Compile File (Ctrl+F6)
- Generate Application
- Generate Project Datasheet

Workspace Explorer (1 project):

- Project 'Lab01' [CY8C5888LTI-LP097]
 - TopDesign.cysch
 - Design Wide Resources
 - Pins
 - Analog
 - Clocks
 - Interrupts
 - DMA
 - System
 - Directives
 - Flash Security
 - EEPROM
 - Header Files
 - cyapicalbacks.h
 - Source Files
 - main.c

Output:

Open main.c and type the following

```
11 | */
12 | #include "project.h"
13 |
14 | int main(void)
15 | {
16 |     CyGlobalIntEnable; /* Enable global interrupts. */
17 |
18 |     /* Place your initialization/startup code here (e.g. MyInst_Start()) */
19 |
20 |     for(;;)
21 |     {
22 |         LED_Write(1);
23 |         CyDelay(1000);
24 |         LED_Write(0);
25 |         CyDelay(1000);
26 |     }
27 | }
28 |
29 | /* [] END OF FILE */
30 |
```

Connect the PSoC and run the program.