# PGR: A Software Package for Reconfigurable Super-Computing

Tsuyoshi Hamada<sup>1</sup> and Naohito Nakasato<sup>1</sup>

Computational Astrophysics Group, The Physical and Chemical Research Institute (RIKEN), Wako, Saitama 351-0198, Japan

Abstract. In this paper, we describe a methodology for implementing FPGA-based accelerator(FBA) from a high-level specification language. We have constructed a software package specially tuned for accelerating particle-based scientific computations with an FBA. Our software generate (a) a suitable configuration file for the FPGAs, (b) the C source code for interfacing with the FBA, and (c) a software emulator. The FPGA configuration is build by combining components from a library of parametrized arithmetic modules; these modules implement fixed point, floating point and logarithmic number system with flexible bitwidth and pipeline stages. To prove our methodology to be correct, we developed PROGRAPE-3 system as a target hardware system and implemented many-body simulations With single PROGRAPE-3 board of a minimum composition, we have achieved peak performance of 162 Gflops and measured performance of 100 Gflops on actual simulation.

## 1 Introduction

Recently, scientific computation using FPGAs begins to be promising and attract a several group of astrophysicists. Previously, many works related to scientific computation using FPGAs have been reported and, roughly speaking, those works can be classified into following three subjects; (A) hardware implementations, (B) construction of arithmetic modules and (C) programming technique for generating a computing core for FPGAs. In this work, we present results of our current efforts for each of those subjects. Specifically, we have constructed a software package specially tuned for accelerating scientific computations with FPGA-based systems. Although we will show details of our methodology in the following sections, first we briefly describe each subject as follows.

(A) Hardware Implementations: In the first subject of hardware implementations, PROGRAPE-1(PROgrammable GRAPE-1)[4] is an earliest example of the use of a reconfigurable hardware for scientific computation. PROGRAPE-1 is an FPGA-Based Accelerator(FBA) for astrophysical many-body simulations. It is implemented with two Altera EPF10K100 FPGAs. Comparing with modern FPGAs, the EPF10K100 is old-fashioned and has only 100k gates per one chip. On the PROGRAPE-1 board, they have implemented a computing core that calculates gravitational force  $\mathbf{a}_i$  of i-th particle exerted by all other particles used in astrophysical many-body simulations:

$$\mathbf{a}_i = \sum_j a_{ij} = \sum_j \frac{m_j \mathbf{r}_{ij}}{(r_{ij}^2 + \varepsilon^2)^{3/2}} \tag{1}$$

where  $\mathbf{r}_{ij} = \mathbf{r}_j - \mathbf{r}_i$  is a relative vector between i and j-th particles,  $m_j$  is mass of j-th particle, and  $\varepsilon$  is a softening parameter that prevents a zero-division. They have obtained peak throughput performance of 0.96 Gflops for this calculation. An essential point of the PROGRAPE-1 is using fixed point and short-length logarithmic number formats instead of the IEEE standard floating point (FP) format. In the processor core of PROGRAPE-1, they have adopted 20-bit fixed point format(after FIX(20)) in a first stage for subtraction,

14-bit logarithmic number format(7-bit exponent, 5-bit mantissa, sign flag and non-zero flag, after LNS(7,5)) in inner stages for division and square root etc., and FIX(56) in a last stage for summation. That is though available resource of FPGA systems is limited, FBA systems can be attractive and competitive if an application does not need high accuracy such as double precision that is used in general computing with conventional CPUs. After the PROGRAPE-1, a several group have reported similar FBA systems ([7][15][1]). In all of those works, they have used HDL as system programming language for constructing a computing core and mentioned the need of automation the task of programming. We will show our answer to such demands in this paper. To prove our methodology described in this paper to be correct, we have developed new FBA board (PROGRAPE-3 board in Figure 4) with modern FPGAs as a target hardware.

- (B) Arithmetic Modules: In the second subject, a main task is to construct a library of parametrized FP format and other format arithmetic modules (AM). For example, [5][8] have presented parametrized FP adders and multipliers, and [7][17] presented parametrized FP square-roots and divisions. However, even if these basic AMs are existed, it is insufficient to construct a computing core for scientific computations. In most of those works, square root and divisions are implemented using subtracters and shifters. This approach is not suitable especially in pipelined data-path, because the carry propagation of ripple-carried subtracter becomes long. Instead of standard algorithm above, using Function Evaluation Units(FEUs) is efficient in most cases. One can use FEUs for calculating arbitrary functions such as  $\sqrt{x}$ ,  $\log(x)$ ,  $\exp(x)$  that are commonly appeared in scientific computations. In implementing a FEU, one can have three approximation methods such as a table look-up method (0-th order), a polynomial approximation method (n-th order), or the hybrid method [3][10]. With HDL that is static in its nature except generic parameters such as GENERIC or ATTRIBUTE, implementation of a general FEU that support arbitrary functions, different methods, and variable precision is highly difficult task. To solve this problem, one can construct a software that dynamically generate HDL description for a FEU. The approach of dynamic generation is applicable for generating not only FEUs but general FP-AMs that is also better to support variable precisions. Here in this work, we have constructed such software for our purpose. At run-time, by selecting a desired functions and an approximation method (in case of the FEU generation) or desired precision and number format (in case of the AM generation), our software generate a corresponding module. Details will be described in Section 2.
- (C) **Generation of a Computing Core**: Even if the FP-AMs are existed as libraries or generated from a software, one needs a deep understanding of details of such AMs to construct a computing core for their purpose. The task in the third subject is to solve the this issue of generating a computing core using the AMs. A real concern here is how to convert a scientific application written in a high-level language such as C, Java or C++ into an FPGA configuration.

PAM-Blox[9] and JHDL[2] are first examples to allow such conversion from C++ and Java, respectively. The PAM-Blox concentrates on automation and simplicity to explore the design space. The JHDL treats circuits as objects and but has only a few elemental FP-AMs so that it seems not to be interested in scientific computations so much. In both work, authors have emphasized the importance of automatic generation of APIs that is needed to communicate between FBAs and a host processor. In general, an software between the FBA and the host processor should be implemented to maximize data transfer rate and minimize latency. Even if a smart tool can generates an FPGA configuration of a computing core, one can't necessarily write such high performance communication software.

As well as communication software, the performance of a particular application is very sensitive to detailed *architecture* of a computing core. Here, we consider a computing core consists of inner and outer core. Specifically, in astrophysical many-body simulations, one

can think an inner core is a calculation unit of gravitational force between two particles shown in eq. (1) and an outer core is a memory unit that feeds data of two particles to the inner core and fetch results from the inner core. An obvious implantation of such core is that the outer core feeds position and mass of i-th and j-th particles, and and fetch partial force  $a_{ij}$  in each step of the summation. This implementation is most flexible but worst efficient in terms of data transfer. In the PROGRAPE-1 (and other family of GRAPE[11]), the computing core is implemented such that (a) data of i-th particle is stored inside the inner core (b) the inner core accumulate partial sums inside and (c) the outer core feeds j-th data continuously and fetch only the accumulated force  $a_i$ . Clearly, even with a same inner core, performance can change drastically depending on detailed memory architecture of an outer core.

In the PAM-Blox[9], authors have introduced an important concept of domain specific compiler [12]. In such domain specific compiler, a promising application is limited by the compiler. The point is that there is no almighty architecture for any problem. Specifying the application domain produces good results for the tool developer and the tool users. For the tool developer, the language specification becomes compact so it can be easy to implement a compiler that specializes to an application domain if once the module generator has been completed as a core component of a programming tool. For the tool users, it becomes clear whether the tool agrees with a purpose and easy to understand such a compact language specification. Because PAM-Blox seems very wonderful tool, we feel they might appeal more positively and very regrettable not to try to accelerate scientific computations such as gravitational many-body simulations.

For the scientific many-body simulation domain, we have developed PGR(Processors Generator for Reconfigurable) system. Our purpose is to put the FBA design working under "user" control. Here, the target "user"s are physical or astrophysical scientists. Only this is the difference between PGR package and the others. Concretely, to realize our purpose, PGR package meets following requirements; (1) User only has to write a short sentences of description. (2) All of the hardware specifications are offered to user by (1). (3) Software emulator is offered to user by (1). (4) APIs and communication software are offered to user by (1). (5) There is a hardware system actually working. (6) And, the absolutely high performance is shown on the actual hardware system.

## 2 PGR: Processors Generator for Reconfigurable systems

#### 2.1 Design flow in PGR

The design flow is simple in PGR package. Figure 1 shows the outlined design flow in PGR package. First of all, a user writes a description code using PGR Description Language (PGDL; described in Section 2.4) which defines the dataflow in an FBA. The user gives the PGDL file to PGR package, then PGR package generates 1) hardware descriptions such as HDL files, CAD project files etc, 2) a bit-level software emulator in C, 3) a API library. Then, the user connects the software emulator to their already written simulation code through the APIs and verify their design in bit-level. After, user sets up the FBA using generated hardware specifications. The form of API for the FBA is quite same as that for the software emulator, so the user can execute own application only by changing the API object files to haldle the FBA. No correction is necessary for user.

### 2.2 PgModules : PGR Parametrized Arithmetic Modules

PgModules(PGR parametrized arithmetic modules) implement fixed point, FP and logarithmic number system (LNS) AMs and are the most low-level components for PGR package. These modules include addition, subtraction, multiplication, division, and square-root, etc. Currently, PGR package supports 29 parametrized AMs as shown in table 1.




Fig. 1. TABLE vs TABLE+POLY

In this table, modules with pg\_float correspond to FP arithmetics. We define internal FP(m,n) format (1-bit for a sign flag, 1-bit for a non-zero expression, m-bit for exponent, and n-bit for mantissa). The m and n can be changed arbitrary up to FP(8, 23) which corresponds to the IEEE single precision.

For example, in the PGDL, we can generate an FP addition module as follows;

```
pg_float_add(x,y,z,26,16,1);
```

This example calculates z = x+y. Here, the arguments x and y are the inputs, the output is z. And 26 and 16 express length of the variables corresponding to FP(8,16). And the last, 1 specifies the number of pipeline stages of this module. Note that for the rounding operation, we have implemented nine types of several options that also can be changed by a hidden argument in the PGDL. If this argument is omitted like above example, a rounding to the nearest even is selected.

Table 1. List of PgModules

floating point format			
pg_float_add	+		
pg_float_unsigned_add	+	fixed point format	
pg_float_sub	_	pg_fix_addsub	+, -
pg_float_unsigned_sub	_	$pg\_fix\_mult$	×
pg_float_mult	×	pg_fix_unsigned_mult	$\times$ (unsigne
pg_float_div	/	$pg_fix_accum$	accumulat
pg_float_sqrt	$\sqrt{x}$	LNS format	
pg_float_square	$x^2$	pg_log_add	+
pg_float_recipro	$x^{-1}$	pg_log_unsigned_add	+ (unsigne
pg_float_expadd	$x\cdot 2^N$	pg_log_muldiv	×, /
pg_float_negate	-x	pg_log_shift	$\sqrt{x}$ , $x^2$
pg_float_compare	==	format conversion	
pg_float_compare_abs	==	pg_conv_fixtofloat	$fix \Rightarrow float$
pg_float_compz	> 0	pg_conv_floattofix	$float \Rightarrow fix$
pg_float_compz_abs	> 0	pg_conv_ftol	$fix \Rightarrow log$
pg_float_accum	+=	pg_conv_ltof	$\log \Rightarrow \text{fix}$
pg_float_unsigned_accu	m + =	<del></del>	
pg_float_fixaccum	+=		

Modules pg\_fix\_addsub and pg\_fix\_accum are FIX adder/subtracter and accumulator, respectively. Modules pg\_log\_muldiv and pg\_log\_add are LNS multiplier/divider and adder, respectively.

In the format of LNS, a positive, non-zero real number x is represented by its base-2 logarithm y as  $x = 2^y$ . The LNS is useful because operation such as multiplication and

square root are easier to implement than in the usual FP format. For more details of the LNS, see GRAPE-5 paper[6].

In tables 2, 3, we show resource consumption and clock frequency of FP square root and LNS unsigned add AMs. Despite we have implemented all of the parametrized AMs from full scratch, the obtained performance results are almost same as other implementations such as [7].




Fig. 2. TABLE vs TABLE+POLY

Fig. 3. PGR five layers model.

In some relevant works, Ho et.al.[16] has used Symmetric Table Addition Method(STAM)[14] for their FEUs. In the STAM, the multiplications for polynomial are replaced by adders and tables. This method is suitable for old-fashioned FPGAs which have no embedded multiplier.

In PGR packages, we We use the first order or second order polynomial to take advantages of embedded multipliers, and the coefficients are based on the Chebyshev expansion.

To show effectiveness of our approach, Figure 2 shows the resources consumption as a function of mantissa bitwidth of LNS unsigned adder mapped on a Xilinx XC2VP FPGA. In this figure, "TABLE" and "TABLE+POLY" show results using table lookup(not using the polynomial) and polynomial approximation. It is clear that the resource consumptions of "TABLE" increases exponentially. In contrast, "TABLE+POLY" consumes resources almost linearly.

The modules of "TABLE" uses only slices – the block RAMs and built-in multipliers are not used –, and the modules of "TABLE+POLY" uses slices and one built-in multiplier. At the point of near 5-bit, the two lines are crossed so we leave the optionality in this module to explore tradeoffs.

#### 2.3 PGR five layers model

To make PGR software independent on a specific hardware, we create PGR five layers model which divide an FBA into five parts. Figure 3 shows PGR five layers model, and it's composed of User Program Layer(UPL), API Layer(APL), Device Driver Layer(DDL), I/O & Control Logic Layer(ICL) and Arithmetic Logic Layer(ALL).

The UPL is a user application which communicates with an FBA through the APL. The APL contains the top level API implementations that doesn't depend on an individual FBA. The DDL consists of both a low level communication library and a device driver software. The ICL is a glue logic such as the PCI interface logic and local I/O

Table 2. FP Square Root

exp.	mant.	stages	MHz	$_{ m slices}$
8	8	5	215.517	86
		4	157.754	71
		1	79.971	51
8	16	5	188.964	140
		3	127.959	116
		1	56.500	84
8	23	5	141.243	425
		3	104.998	392
		1	70.210	374

Table 3. LNS Unsigned Adder

exp.	mant.	stages	MHz	slices
7	5	5	201.077	94
		3	151.207	72
		1	64.545	57
7	8	6	195.369	116
		4	156.961	100
		1	58.828	86
20	11	7	218.293	191
		4	148.721	125
		1	53.562	115
		1		_

logic on an FBA. The ALL corresponds to a *computing core* explained in Section 1 and is composed of AMs and control logics.



Fig. 4. PROGRAPE-3 prototype system: Four Xilinx XC2VP70 FPGA devices are mounted on single board. We use Opteron 2.4GHz machines as host computers and the PCI64 interface between the host and PROGRAPE-3 board.

## 2.4 PGDL: PGR Description Language

In this subsection, we illustrate how pipeline processors (or computing cores) are described in the PGDL and how such description is converted into HDL sources for pipelined processors.


With the current version of PGR package, it is specially tuned to generate pipelined processors for particle-based simulations as explained already. It is expressed as the following summation form;  $f_i = \sum_{j=1}^n F(p_i, p_j)$ , where  $f_i$  is summation for i-th data,

 $p_i$  are some values associated with *i*-th data, and F expresses calculations where *i*-th and *j*-th data are as inputs.

As an example target, we consider the following artificial calculations;  $f_i = \sum_{j=1}^{n} a_i a_j$ . (i=1,...,n) Figure 5 shows the block diagram for this example. Here,  $a_i$  and  $a_j$  are scalar values for *i*-th and *j*-th elements, respectively. This target simply calculates a product of  $a_i$  and  $a_j$ , and sums the product up for all *j*.

Figure 6 shows the PGDL description of this target function. In this example, one already sees essential ingredients of an FBA: data, their representation, functional form of arithmetic operations between data i and j. The lines 1 and 2 define the bit-length as FP(8,16). These definitions are actually used in the next block (lines 3, 4 and 5 starting with "/"), which defines the layout of registers and memory unit. For the data  $a_i$  (and  $a_j$ ), we use FP(8,16) format. The line "/NPIPE" specifies a number pipeline processors (10 processors in this case). The final part describes the target function itself using parametrized AMs. It has C-like appearance, but actually defines the hardware modules and their interconnection.

From such PGDL description, the following ALL (as shown in figure 5) is generated; the i-th data is stored in the on-chip memory, and new data (j-th data) is supplied at each clock cycle. The i-th data is unchanged during one calculation, and the result ( $f_i$ ) is stored in the register.



**Fig. 5.** Block diagram of the example processors (PEs).

```
1 #define NFLO 26
2 #define NMAN 16
3 /JPSET x, aj[], float, NFLO, NMAN;
4 /IPSET y, ai[], float, NFLO, NMAN;
5 /FOSET z, fi[], float, NFLO, NMAN;
6 /NPIPE 10;
7 pg_float_mult (x, y, xy, NFLO, NMAN, 1);
8 pg_float_accum (xy, z, NFLO, NMAN, 1);
```

Fig. 6. An example of design entry file written in PGDL

## 3 Application

To show the possibility of PGR package, we have implemented gravitational force (as shown in eq. (1)) pipeline for astrophysical many-body simulations Figure 9 and 10 show PGDL descriptions for this gravitational force pipeline using 26-bit FP operations and 17-bit LNS operations, respectively. Note there are a several differences between two descriptions. We check accuracy and resource consumption of the different implementations to test whether PGR package generates effective implementations. In Figure 7, we present relative error (=  $\frac{|f_{\text{host}} - f_{\text{fbs}}|}{|f_{\text{host}}|}$ , where  $f_{\text{host}}$  is the double precision result,  $f_{\text{fba}}$  is the result by FBA) of our implementations. And Figure 8 shows their resource consumptions.

Figure 11 shows a data flow graph that corresponds to the FP pipeline. PGR package automatically inserts delay register, which are indicated by bold solid circles, for synchronizing each operation.

On the real hardware (PROGRAPE-3 board in the present work), 24 FP and 64 LNS pipelines have been correctly working in parallel at 66.6MHz. Here, *correctly working* means that gravity force calculated by the PROGRAPE-3 board for 8192 particles is exactly same with results obtained by software emulator. In table 4, we compare two




Fig. 7. Pair-wise relative error for gravitational force calculation in the N-body problem.

**Fig. 8.** Area comparison of gravitational N-body implementations.

implementations of FP(8,16) and LNS(7,8) with the GRAPE-5 system[6]; actually, the LNS pipeline is actually equivalent to the GRAPE-5.

For each implementation, the peak throughput performance of single PROGRAPE-3 board is 60.8 Gflops and 162.1 Gflops, respectively. Here, the number of floating-point operations per one interaction is 38. The peak performance of the LNS pipelines on single PROGRAPE-3 board is five times faster than single GRAPE-5 board. And even if we use twice accuracy (i.e., the FP(8,16) pipelines), the performance is the still two times better than single GRAPE-5.

Finally, figure 12 shows the measured performance of single PROGRAPE-3 board with the LNS implementation as a function of number of particles N. Here, we show the results for the direct-summation algorithm. Because the calculation cost and data transfer cost scale  $\propto N^2$  and N respectively, the measured performance gradually approaches the peak throughput as the number of particles increases.

## 4 Comparison to relevant works

In scientific computations on FBAs, type conversions and scaling operations are confusing and designing APIs becomes troublesome inevitably.

We note that a similar package to PGR has been reported in [16]. The CAST(Computer Arithmetic Synthesis Tool) is a tool for implementing astrophysical many-body simulations. We concern that the CAST seems not to meet the requirements (2,4,5,6) in our introduction. On the other hand, using PGR package, possible users, who want to accelerate their particle simulations with an FBA, can concentrate on only writing a PGDL code. That is PGR package can drastically reduce the amount of work for such user.

#### 5 Conclusion

We have developed PGR package, a software which automatically generate communication software and the hardware descriptions (the hardware design of pipeline processors) for FBAs from a high-level description PGDL. Using PGR package, we have implemented gravitational force pipelines used in astrophysical many-body simulations. The PGDL description for the gravitational force pipelines is only a several tens of lines of a text

Fig. 9. a PGDL for gravitational force calculation (using 26-bit FP arithmetics)

1	/*	MACRO */
2	#define NPOS 32	
3	#define NLOG 17	
4	#define NMAN 8	
5	#define NCUT 6	
6	#define NFOR 57	
7	#define NACC 64	
8	#define xsize (1000.0)	
9	#define mmin (1.220703125e-04)	
10	#define xoffset (xsize/2.0)	
11	#define xscale (pow(2.0,(double)NPOS)	/xsize)
12	#define mscale (pow(2.0,95.38)/mmin)	
13	#define escale (xscale*xscale)	
14	#define fshift (1.74895e+9)	
	#define fscale (-xscale*xscale*fshift	
	/*	API DEFINITION */
17	/JPSET xj[3], x[][], ufix, NPOS,:	scale, xoff set;
18	/JPSET mj, m[], log, NLOG,1	IMAN,mscale;
19	/IPSET xi[3], x[][], ufix, NPOS,:	scale, xoff set;
		IMAN, escale;
21	/FOSET sx[3], a[][], fix, NACC,:	scale;
22	/CONST_LOG fsft, fshift, NLOG,	NMAN, 1.0;
	/NPIPE 17;	
24	/*	PIPELINE */
25	pg_fix_addsub (SUB, xi, xj, xij,	NPOS, 1);
26	pg_conv_ftol (xij, dx,	NPOS, NLOG, NMAN, 2);
	pg_log_shift (1,dx,x2,	NLOG);
28	pg_log_unsigned_add(x2[0],x2[1], x2y2	, NLOG, NMAN, 4, NCUT);
	pg_log_unsigned_add(x2[2],ieps2, z2e2	, NLOG, NMAN, 4, NCUT);
	pg_log_unsigned_add(x2y2,z2e2, r2,	NLOG, NMAN, 4, NCUT);
31	pg_log_shift (-1, r2, r1,	NLOG);
32	pg_log_muldiv (MUL, r2, r1, r3,	NLOG,1);
33	pg_log_muldiv (DIV, mj, r3, mf,	NLOG,1);
34	pg_log_muldiv (MUL, mf, dx, fx,	NLOG,1);
35	pg_log_muldiv (SDIV, fx, fsft, fxo,	NLOG,1);
36	pg_conv_ltof (fxo, ffx,	NLOG,NMAN,NFOR,2);
37	pg_fix_accum (ffx, sx,	NFOR, NACC, 1);

Fig. 10. a PGDL for gravitational force calculation (using 17-bit LNS)  $\,$ 


Table 4. Implementation result and comparison with other implementation

	GRAPE-5 board(8 ASIC	cs) PROGRAPE-	3 board(4 FPGAs)
format :input	32-bit FIX	26-bit FIX	32-bit FIX
format:internal	17-bit LNS	26-bit FP	17-bit LNS
format :accumulation	64-bit FIX	64-bit FIX	64-bit FIX
A number of PEs	16	24	64
perk performance(Gflops)		60.8	162.1
pair-wise error	$10^{-2.4}$	$10^{-4.8}$	$10^{-2.4}$

file. Regardless of a very simple description, the gravitational force pipelines are implemented successfully and the obtained performance reaches 100 Gflops on our hardware PROGRAPE-3.

## References

- 1. Azizi, N., Kuon, I., Egier, A., Darabiha, A., & Chow, P.: Reconfigurable Molecular Dynamics Simulator. Proc. of IEEE FCCM'04 Symposium on Field-Programmable Custom Computing Machines, Los Alamitos, CA. (2004) 197-206
- Bellows, P., & Hutchings., B.: JHDL An HDL for Reconfigurable Systems. Proc. of IEEE FCCM'03 Symposium on Field-Programmable Custom Computing Machines, Los Alamitos, CA. (1998) 175–184
- 3. Flynn, J., M., & Oberman, F., S.,: Advanced Computer Arithmetic Design. John Wiley & Sons, New York. (2001)
- Hamada, T., Fukushige, T., Kawai, A., & Makino, J.: PROGRAPE-1: A Programmable, Multi-Purpose Computer for Many-Body Simulations. Publication of Astronomical Society of Japan. 52 (2000) 943–954
- Jaenicke, A., & Luk, A.: Parametrized Floating-Point Arithmetic on FPGAs. Proc. of IEEE ICASSP, 2 (2001) 897–900



**Fig. 11.** Data flow of the gravitational force pipeline.




Fig. 12. The measured calculation speed of single PROGRAPE-3 board in Gflops for the direct-summation algorithm, plotted as functions of the number of particles, N.

- Kawai, A., Fukushige, T., Makino, J., & Taiji, M.: GRAPE-5: A Special-Purpose Computer for N-body Simulation. Publication of Astronomical Society of Japan. 52 (2000) 659

  –676
- 7. Lienhart, G, L., Kugel, A., & Männer, R.: Using Floating Point Arithmetic on FPGAs to Accelerate Scientific N-Body Simulations. Proc. of IEEE FCCM'02 Symposium on Field-Programmable Custom Computing Machines, Los Alamitos, CA. (2002) 182–191
- 8. Leyva, G., Caffarena, G., Carreras, C., & Nieto-Taladriz, O.: A Generator of High-speed Floating-point Modules. Proc. of IEEE FCCM'04 Symposium on Field-Programmable Custom Computing Machines, Los Alamitos, CA. (2004) 306–307
- 9. Mencer, O., Morf, M. & Flynn, J., M.: PAM-Blox: High Performance FPGA Design for Adaptive Computing. Proc. of IEEE FCCM'98 Symposium on Field-Programmable Custom Computing Machines, Los Alamitos, CA. (1997) 167–174
- Muller, M., J.: Elementary Functions: Algorithms and Implementation. Brikhauser Verlag AG. (1997)
- 11. Makino, J., & Taiji, M.: Scientific Simulations with Special-Purpose Computers The GRAPE Systems. Chichester: John Wiley and Sons. (1998)
- 12. Mencer, O., Platzner, M., Morf, M. & Flynn, J., M.: Object-Oriented Domain-Specific Compilers for Programming FPGAs. IEEE Trans. on VLSI, special issue on Reconfigurable Computing. (2001)
- Okumura, K., S., Makino, J., Ebisuzaki, T. Fukushige, T., Ito, T. & Sugimoto, D.: Highly Parallelized Special-Purpose Computer, GRAPE-3. Publication of Astronomical Society of Japan. 45 (1993) 329–338
- 14. Stine, J., & Schulte, M.: The symmetric table addition method for accurate function approximation. In Journal of VLSI Signal Processing. (1999) 167–177
- 15. Smith, W., D., & Schore, A., R.: Towards an RCC-based accelerator for computational fluid dynamics applications. Proc. of the 2003 International Conference on Engineering Reconfigurable Systems and Algorithms. (2003)
- Tsoi, K., Ho, C., Yeung, H., & Leong, P.: An Arithmetic Library and its Application to the N-body Problem. Proc. of IEEE Symposium on Field-Programmable Custom Computing Machines, IEEE Computer Society Press. (2004) 68–78
- 17. Wang, X.,& Nelson, B., E.: Tradeoffs of Designing Floating-Point Division and Square Root on Virtex FPGAs Proc. of IEEE FCCM'03 Symposium on Field-Programmable Custom Computing Machines, Los Alamitos, CA. (2004) 195–203