

Evb board STM32F2 Fullcolor

Variant: [No Variations]

24-Dec-19

V1I0

RELEASED 18-JAN-2020

Page	Index	Page	Index	Page	Index	Page	Index
1	COVER PAGE	11	21	31
2	BLOCK DIAGRAM	12	22	32
3	MAIN FUNC	13	23	33
4	RESERVED CONNECTION	14	24	34
5	REVESION HISTORY	15	25	35
6	RESERVED	16	26	36
7	17	27	37
8	18	28	38
9	19	29	39
10	20	30	40

DESIGN CONSIDERATIONS

DESIGN NOTE:
Example text for informational
design notes.

DESIGN NOTE:
Example text for debug notes.

DESIGN NOTE:
Example text for cautionary
design notes.

DESIGN NOTE:
Example text for critical
design notes.

LAYOUT NOTE:
Example text for critical
layout guidelines.

TOP VIEW

Cannot open file Top 3D view.jpg

BOTTOM VIEW

(c) 2019 KAIO

CONFIDENTIAL. Do not distribute.

Title:Evb board STM32F2 FullcolorVariant:[No Variations]


Page Contents:[01] - COVER PAGE.SchDocChecked by

Size:DWG NORevision:V1I0

Date: 24-Dec-19Designed by THAMKHANHSheet 1 of 7

1	2	3	4	5	6	7	8
A							A
B							B
C							C
D							D
1	2	3	4	5	6	7	8

(c) 2019 KAIO				CONFIDENTAL. Do not distribute.			
Title:		Evb board STM32F2 Fullcolor			Variant: [No Variations]		
Page Contents:		[02] - BLOCK DIAGRAM.SchDoc				Checked by	
Size:		DWG NO					Revision: V110
Date:		24-Dec-19	Designed by THAMKHANH			Sheet	2 of 7



	1	2	3	4	5	6	7	8
A								
B								
C								
D								
	1	2	3	4	5	6	7	8


(c) 2019 KAIO				CONFIDENTAL. Do not distribute.			
Title:		Evb board STM32F2 Fullcolor			Variant: [No Variations]		
Page Contents:		[04] - RESERVED CONNECTION.SchDoc				Checked by	
Size:		DWG NO					Revision: V110
Date:		24-Dec-19	Designed by THAMKHANH			Sheet	4 of 7

1	2	3	4	5	6	7	8																																									
A	REVISION HISTORY							A																																								
B								B																																								
C								C																																								
D	<table><tr><td colspan="4">(c) 2019 KAIO</td><td colspan="4">CONFIDENTAL. Do not distribute.</td></tr><tr><td>Title:</td><td colspan="3">Evb board STM32F2 Fullcolor</td><td colspan="4">Variant: [No Variations]</td></tr><tr><td>Page Contents:</td><td colspan="5">[05] - REVISION HISTORY.SchDoc</td><td colspan="2">Checked by</td></tr><tr><td>Size:</td><td colspan="5">DWG NO</td><td colspan="2">Revision: V110</td></tr><tr><td>Date:</td><td>24-Dec-19</td><td colspan="3">Designed by THAMKHANH</td><td>Sheet</td><td>5</td><td>of 7</td></tr></table>							(c) 2019 KAIO				CONFIDENTAL. Do not distribute.				Title:	Evb board STM32F2 Fullcolor			Variant: [No Variations]				Page Contents:	[05] - REVISION HISTORY.SchDoc					Checked by		Size:	DWG NO					Revision: V110		Date:	24-Dec-19	Designed by THAMKHANH			Sheet	5	of 7	D
(c) 2019 KAIO				CONFIDENTAL. Do not distribute.																																												
Title:	Evb board STM32F2 Fullcolor			Variant: [No Variations]																																												
Page Contents:	[05] - REVISION HISTORY.SchDoc					Checked by																																										
Size:	DWG NO					Revision: V110																																										
Date:	24-Dec-19	Designed by THAMKHANH			Sheet	5	of 7																																									
1	2	3	4	5	6	7	8																																									


	1	2	3	4	5	6	7	8
A								
B								
C								
D								
	1	2	3	4	5	6	7	8

(c) 2019 KAIO				CONFIDENTAL. Do not distribute.			
Title:		Evb board STM32F2 Fullcolor			Variant: [No Variations]		
Page Contents:		[06] - RESERVED.SchDoc				Checked by	
Size:		DWG NO					Revision: V110
Date:		24-Dec-19	Designed by THAMKHANH			Sheet	6 of 7


[01] - COVER PAGE.SchDoc
[01] - COVER PAGE.SchDoc




[02] - BLOCK DIAGRAM.SchDoc
[02] - BLOCK DIAGRAM.SchDoc




[03] - MAIN FUNC.SchDoc
[03] - MAIN FUNC.SchDoc




[04] - RESERVED CONNECTION.SchDoc
[04] - RESERVED CONNECTION.SchDoc



[05] - REVISION HISTORY.SchDoc
[05] - REVISION HISTORY.SchDoc



[06] - RESERVED.SchDoc
[06] - RESERVED.SchDoc



TEMPLATE NOTES

Set Project Parameters

- 1) Go to Project -> Project Options -> Parameters
- 2) Set Company, Project and VersionRevision

Mark Not Fitted Components as
NF

Net Class Example



Differential signal example

TITLE Examples (You can change the color to reflect your company color)

PAGE TITLE

Peripheral / Group of component title

Smaller Title

Schematic Status Explanation

DRAFT - Very early stage of schematic, ignore details.

PRELIMINARY - Close to final schematic.

CHECKED - There should not be any mistakes. Tell the engineer if you find one.

RELEASED - A board with this schematic has been sent to production.

Cannot open file logo.jpg

**Hardware design persion
Reserved.**

(c) 2019 KAIO		CONFIDENTAL. Do not distribute.	
Title: Evb board STM32F2 Fullcolor		Variant: [No Variations]	
Page Contents: Evb board STM32F2 Fullcolor V110 Project.SchDoc		Checked by	
Size:	DWG NO		Revision: V110
Date: 24-Dec-19	Designed by THAMKHANH		Sheet 7 of 7

