Evb board STM32F2 Fullcolor

Variant: [No Variations]

24-Dec-19

V1I0

RELEASED 18-JAN-2020

TOP VIEW

Cannot open file Top 3D view.jpg

BOTTOM VIEW

DESIGN CONSIDERATIONS

DESIGN NOTE:
Example text for informational design notes.

DESIGN NOTE:
Example text for cautionary design notes.

DESIGN NOTE:
Example text for debug notes.

DESIGN NOTE:
Example text for critical design notes.

LAYOUT NOTE:
Example text for critical layout guidelines.

Title:	Evb board STM32F2 Fullcolor	Variant:	[No Variations]
Page Contents:	[01] - COVER PAGE.SchDoc		Checked by
Size:	DWG NO	Revision:	V1I0
Date: 24-Dec-19	Designed by THAMKHANH	Sheet 1 of 7	

1	2	3	4	5	6	7	8

A

B

C

D

Title: Evb board STM32F2 Fullcolor		Variant: [No Variations]
Page Contents: [02] - BLOCK DIAGRAM.SchDoc		Checked by
Size:	DWG NO	Revision: V1I0
Date: 24-Dec-19	Designed by THAMKHANH	Sheet 2 of 7

1 2 3 4 5 6 7 8



































(c) 2019 KAIO — CONFIDENTAL. Do not distribute.

Title:	Evb board STM32F2 Fullcolor	Variant:	[No Variations]
Page Contents:	[03] - MAIN FUNC.SchDoc		Checked by
Size:	DWG NO		Revision: V1I0
Date: 24-Dec-19	Designed by THAMKHANH	Sheet 3 of 7	

1	2	3	4	5	6	7	8

A

B

C

D

Title: Evb board STM32F2 Fullcolor		Variant: [No Variations]
Page Contents: [04] - RESERVED CONNECTION.SchDoc		Checked by
Size:	DWG NO	Revision: V1I0
Date: 24-Dec-19	Designed by THAMKHANH	Sheet 4 of 7

1 2 3 4 5 6 7 8

REVISION HISTORY

Title:	Evb board STM32F2 Fullcolor	Variant:	[No Variations]
Page Contents:	[05] - REVISION HISTORY.SchDoc		Checked by
Size:	DWG NO	Revision:	V1I0
Date: 24-Dec-19	Designed by THAMKHANH	Sheet 5 of 7	

1	2	3	4	5	6	7	8

A

B

C

D

Title: Evb board STM32F2 Fullcolor	Variant: [No Variations]	
Page Contents: [06] - RESERVED.SchDoc		Checked by
Size:	DWG NO	Revision: V1I0
Date: 24-Dec-19	Designed by THAMKHANH	Sheet 6 of 7

1 2 3 4 5 6 7 8

[01] - COVER PAGE.SchDoc
[01] - COVER PAGE.SchDoc

[02] - BLOCK DIAGRAM.SchDoc
[02] - BLOCK DIAGRAM.SchDoc

[03] - MAIN FUNC.SchDoc
[03] - MAIN FUNC.SchDoc

[04] - RESERVED CONNECTION.SchDoc
[04] - RESERVED CONNECTION.SchDoc

[05] - REVISION HISTORY.SchDoc
[05] - REVISION HISTORY.SchDoc

[06] - RESERVED.SchDoc
[06] - RESERVED.SchDoc

TEMPLATE NOTES

Set Project Parameters

1) Go to Project -> Project Options -> Parameters
2) Set Company, Project and VersionRevision

Mark Not Fitted Components as
NF

Net Class Example

Differential signal example

TITLE Examples (You can change the color to reflect your company color)

PAGE TITLE

Peripheral / Group of component title

Smaller Ttitle

Schematic Status Explanation

DRAFT - Very early stage of schematic, ignore details.

PRELIMINARY - Close to final schematic.

CHECKED - There should not be any mistakes. Tell the engineer if you find one.

RELEASED - A board with this schematic has been sent to production.

Cannot open file logo.jpg

Hardware design persion

Title:	Evb board STM32F2 Fullcolor	Variant:	[No Variations]
Page Contents:	Evb board STM32F2 Fullcolor V1l0 Project.SchDoc	Checked by	
Size:	DWG NO	Revision:	V1l0
Date: 24-Dec-19	Designed by THAMKHANH	Sheet 7 of	7


R8
R19
R20
U1
R18
R17
U4
R16
R15
R13
U3
R14
U2
R1
R2