
Xilinx Edge Al Solution


Andy Luo, AI/ML Product Marketing andy.luo@xilinx.com


Jan 2019






Unique, Patented Deep Learning Acceleration Techniques









- > Best paper awards for breakthrough DL acceleration
- > Xilinx's compression technology
 - >> Reduce DL accelerator footprint into smaller devices
 - >> Increase performance per watt (higher performance and/or lower energy)





Unique Pruning Technology Provides a Significant Competitive Advantage



Xilinx Solution Stack for Edge/Embedded ML

Models














Framework

Caffe





Tools & IP





HW Platforms

















Z7020 Board

Z7020 SOM

ZU2 SOM

ZU2/3 Card

ZU9 Card

ZCU102


ZCU104

★ EBV Elektronik

Ultra96

DNNDK – Deep Neural Network Development Kit

- > DECENT (DEep ComprEssioN Tool)
- > DNNC (Deep Neural Network Compiler)
- > Runtime N²Cube (Cube of Neural Network)
- > Profiler DSight





Framework Support

Caffe

- Pruning
- Quantization
- Compilation




- Pruning
- Quantization
- Convertor to Caffe




- Quantization & Compilation
 - Beta version
- Pruning
 - Beta version



DPU IP with High Efficiency



Utilization > 50% for mainstream neural networks





Supported Operators

- Conv
 - Dilation
- Pooling
 - Max
 - Average
- ReLU / Leaky Relu/ Relu6
- Full Connected (FC)
- Batch Normalization
- Concat
- Elementwise

- Deconv
- Depthwise conv
- Mean scale
- Upsampling
- Split
- Reorg
- Resize (Optional)
- Softmax (Optional)
- Sigmoid (Optional)





Constraints Between Layers

Next Layer Type	Conv	Deconv	Depth- wise Conv	Inner Product	Max Pooling	Ave Pooling	BN	ReLU	LeakyReLU	Element- wise	Concat	As Input	As Output
Conv	•	•	0	•	•	0	•	•	0	•	•	•	•
Deconv	•	•	0	•	•	0	•	•	0	•	•	•	•
Depth-wise Conv	•	•	0	•	•	0	•	•	0	•	•	•	•
Inner Product	•	•	0	•	•	0	•	•	0	•	•	•	•
Max Pooling	•	•	0	•	•	0	0	×	×	•	•	•	•
Ave Pooling	0	0	0	0	0	0	0	×	×	0	0	0	0
BN	•	•	0	•	•	0	0	•	×	•	•	0	0
ReLU	•	•	0	•	•	0	0	×	×	•	•		•
LeakyReLU	0	0	0	0	0	0	0	×	×	0	0		0
Element- wise	•	•	0	•	•	0	0	•	0	•	•		•
Concat	•	•	0	•	•	0	0	×	×	•	•		•

• : Support

X: Not support


o: Support when selecting additional features





DPU Typical Options & Interfaces

- > 3-level parallelism is exploited
 - >> Pixel * input channel * output channel
- > Small core B1152
 - >> Parallelism: 4*12*12
 - >> target Z7020/ZU2/ZU3
- > Big core B4096
 - >> Parallelism: 8*16*16
 - Target ZU5 and above







DPU vs DPU_EU

> DPU

- -Just include one clock domain
- Instructions: Convolution,
 Deconvolution, Depthwise
 Convolution, MaxPool,
 AveragePool,
 Elementwise, Softmax, Sigmoid.....

> DPU_EU/DPU_EU_LP

- -Include two clock domains
- -Use DSP DDR technique
- Adopt cascade technology to reduce resources
- Use gated clock to reduce power consumption

*DPU_EU_LP in development





DPU_EU Utilization

More DSP

More LUT

Arch	LUTs	Registers	BRAM*	DSP
B512	17951	28280	69.5	97
B800	20617	35065	87	141
B1024	22327	39000	101.5	193
B1152	22796	40276	117.5	193
B1600	26270	50005	123	281
B2304	29592	57549	161.5	385
B3136	33266	69110	203.5	505
B4096	37495	84157	249.5	641

Arch	LUTs	Registers	BRAM*	DSP
B512	20759	33572	69.5	66
B1024	29155	49823	101.5	130
B1152	30043	49588	117.5	146
B1600	33130	60739	123	202
B2304	37055	72850	161.5	290
B3136	41714	86132	203.5	394
B4096	44583	99791	249.5	514

DPU provides flexible option depending on costumer's resources and continues to improve



^{*} URAM also can be used by DPU if device supports, every URAM is roughly used as 3.7 BRAM

DPU_EU Utilization

LeakyRelu not enabled

LeakyRelu enabled

Arch	LUTs	Registers	BRAM*	DSP	Arch	LUTs	Registers	BRAM*	DSP
B512	17951	28280	69.5	97	B512	18371	28292	69.5	97
B800	20617	35065	87	141	B800	21162	35079	87	141
B1024	22327	39000	101.5	193	B1024	22759	39012	101.5	193
B1152	22796	40276	117.5	193	B1152	23453	40292	117.5	193
B1600	26270	50005	123	281	B1600	26817	50019	123	281
B2304	29592	57549	161.5	385	B2304	30268	57565	161.5	385
B3136	33266	69110	203.5	505	B3136	34032	69125	203.5	505
B4096	37495	84157	249.5	641	B4096	38392	84173	249.5	641







^{*} URAM also can be used by DPU if device supports, every URAM is roughly used as 3.7 BRAM

Perf Improvement with DPU_EU

Performance Comparison (FPS)





Resource Utilization Comparison


	DSP	LUT	FF	BRAM
DPU B4096*2	2048	156744	224650	501
DPU_EU B4096*3	1926	110311	255020	748.5



^{*}The FPS of VGG-SSD of end to end performance

^{*}The FPS of VGG16/ResNet50/GoogLeNet is of CONV part (w/o FC layer)

DPU Scalability




^{*} With heterogenous DPUs






DNNDK Dev Flow

Five Steps with DNNDK





DECENT – Xilinx Deep Compression Tool









Pruning Tool – decent_p

> 4 commands in decent_p


- >> Ana
 - analyze the network
- >> Prune
 - prune the network according to config
- >> Finetune
 - finetune the network to recover accuracy
- >> Transform
 - transform the pruned model to regular model








Pruning Example - SSD










Pruning Makes Big Difference









Pruning Results

Classification Networks	Baseline	ne Pruning Result 1			Pruning Result 2			
Classification Networks	Top-5	Top-5	∆Тор5	ratio	Top-5	∆Тор5	ratio	
Resnet50 [7.7G]	91.65%	91.23%	-0.42%	40%	90.79%	-0.86%	32%	
Inception_v2 [4.0G]	91.07%	90.37%	-0.70%	60%	90.07%	-1.00%	55%	
SqueezeNet [778M]	83.19%	82.46%	-0.73%	89%	81.57%	-1.62%	75%	

Detection Networks	Baseline	Pruning Result 1			Pruning Result 2		
Detection Networks	mAP	mAP	ΔmAP	ratio	mAP	ΔmAP	ratio
DetectNet [17.5G]	44.46	45.7	+1.24	63%	45.12	+0.66	50%
SSD+VGG [117G]	61.5	62.0	+0.5	16%	60.4	-1.1	10%
[A] SSD+VGG [173G]	57.1	58.7	+1.6	40%	56.6	-0.5	12%
[B] Yolov2 [198G]	80.4	81.9	+1.5	28%	79.2	-1.2	7%




Quantization Tool – decent_q

> 4 commands in decent_q

- >> quantize
 - Quantize network
- >> test
 - Test network accuracy
- >> finetune
 - Finetune quantized network
- >> deploy
 - Generate model for DPU

> Data

- >> Calibration data
 - Quantize activation
- >> Training data
 - Further increase accuracy





Quantization Results

> Uniform Quantization

- >> 8-bit for both weights and activation
- >> A small set of images for calibration

Networks	Float32 baseline		8-bit Quantization				
Networks	Top1	Top5	Top1	∆Тор1	Top5	∆Тор5	
Inception_v1	66.90%	87.68%	66.62%	-0.28%	87.58%	-0.10%	
Inception_v2	72.78%	91.04%	72.40%	-0.38%	90.82%	-0.23%	
Inception_v3	77.01%	93.29%	76.56%	-0.45%	93.00%	-0.29%	
Inception_v4	79.74%	94.80%	79.42%	-0.32%	94.64%	-0.16%	
ResNet-50	74.76%	92.09%	74.59%	-0.17%	91.95%	-0.14%	
VGG16	70.97%	89.85%	70.77%	-0.20%	89.76%	-0.09%	
Inception-ResNet-v2	79.95%	95.13%	79.45%	-0.51%	94.97%	-0.16%	



DNNDK API

dpuOpen() dpuClose() dpuLoadKernel() dpuDestroyKernel() dpuCreateTask() dpuRunTask() dpuDestroyTask() dpuEnableTaskProfile() dpuGetTaskProfile() dpuGetNodeProfile() dpuGetInputTensor() dpuGetInputTensorAddress() dpuGetInputTensorSize() dpuGetInputTensorScale() dpuGetInputTensorHeight() dpuGetInputTensorWidth() dpuGetInputTensorChannel() dpuGetOutputTensor() dpuGetOutputTensorAddress()

dpuGetOutputTensorSize() dpuGetOutputTensorScale() dpuGetOutputTensorHeight() dpuGetOutputTensorWidth() dpuGetOutputTensorChannel() dpuGetTensorSize() dpuGetTensorAddress() dpuGetTensorScale() dpuGetTensorHeight() dpuGetTensorWidth() dpuGetTensorChannel() dpuSetIntputTensorInCHWInt8() dpuSetIntputTensorInCHWFP32() dpuSetIntputTensorInHWCInt8() dpuSetIntputTensorInHWCFP32() dpuGetOutputTensorInCHWInt8() dpuGetOutputTensorInCHWFP32() dpuGetOutputTensorInHWCInt8() dpuGetOutputTensorInHWCFP32()

> High-level Tensor-based APIs

Please refer to DNNDK User Guide






Programming with DNNDK API

```
int main(int argc, char *argv[])
                                                                                 26
2 √ {
                                                                                 27
                                                                                           /* Run average pooling layer on CPU */
        DPUKernel *kernel_conv;
                                                                                 28
                                                                                           run average pooling(output addr);
        DPUKernel *kernel fc;
                                                                                 29
 5
        DPUTask
                  *task conv:
                                                                                  30
                                                                                           /* Set input tensor for FC task and run */
 6
                  *task_fc;
                                                                                           input_addr = dpuGetTensorAddress(dpuGetTaskInputTensor(task_fc));
        DPUTask
                                                                                 31
                  *input_addr;
                                                                                 32
                                                                                           setFCInputData(task fc, input addr);
        char
8
                                                                                 33
         char
                   *output_addr;
                                                                                           dpuRunTask(task_fc);
                                                                                 34
9
                                                                                           output_addr = dpuGetTensorAddress(dpuGetTaskOutputTensor(task_fc));
10
        /* DNNDK API to attach to DPU driver */
                                                                                 35
                                                                                 36
11
        dpuInit();
                                                                                           /* Diaplay the Classification result from FC task */
                                                                                 37
12
                                                                                           displayClassificationResult(output addr);
        /* DNNDK API to create DPU kernels for CONV & FC networks */
                                                                                  38
13
        kernel_conv = dpuLoadKernel("resnet50_conv", 224, 224);
                                                                                           /* DNNDK API to destroy DPU tasks/kernels */
14
                                                                                  39
15
        kernel_fc = dpuLoadKernel("resnet50_fc", 1, 1);
                                                                                 40
                                                                                           dpuDestroyTask(task_conv);
                                                                                 41
                                                                                           dpuDestroyTask(task fc);
16
                                                                                 42
17
        /* Create tasks from CONV & FC kernels */
                                                                                 43
                                                                                           dpuDestroyKernel(kernel_conv);
        task_conv = dpuCreateTask(kernel_conv);
18
                                                                                           dpuDestroyKernel(kernel_fc);
19
        task fc = dpuCreateTask(kernel fc);
20
                                                                                           /* DNNDK API to dettach from DPU driver and free DPU resources */
21
        /* Set input tensor for CONV task and run */
         input_addr = dpuGetTensorAddress(dpuGetTaskInputTensor(task_conv));
                                                                                 47
                                                                                           dpuFini();
22
                                                                                 48
23
        setInputImage(Mat &image, input addr);
                                                                                 49
                                                                                           return 0:
24
        dpuRunTask(task conv);
25
         output_addr = dpuGetTensorAddress(dpuGetTaskOutputTensor(task_conv));
```





DNNDK Hybrid Compilation Model








Optimization in DNNC














DNNDK Runtime Engine





Supported Networks

Application	Module	Algorithm	Model Development	Compression	Deployment
	Face detection	SSD, Densebox	✓	1	√
Face	Landmark Localization	Coordinates Regression	✓	N/A	✓
400	Face recognition	ResNet + Triplet / A-softmax Loss	✓	√	✓
	Face attributes recognition	Classification and regression	✓	√ N/A	/ 🗸
	Pedestrian Detection	SSD	✓	√	V
Pedestrian	Pose Estimation	Coordinates Regression	✓	✓	✓
odosina	Person Re-identification	ResNet + Loss Fusion	✓		
	Object detection	SSD, RefineDet	✓	1	1
	Pedestrian Attributes Recognition	GoogleNet	✓	1	4
	Car Attributes Recognition	GoogleNet	✓	1	1
Video Analytics	Car Logo Detection	DenseBox	✓	√	/
	Car Logo Recognition	GoogleNet + Loss Fusion	✓	1	
	License Plate Detection	Modified DenseBox	✓	1	✓
	License Plate Recognition	GoogleNet + Multi-task Learning	✓	✓ N/A ✓ N/A ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓	√
	Object Detection	SSD, YOLOv2, YOLOv3	✓	√	✓
	3D Car Detection	F-PointNet, AVOD-FPN	✓		
ADAS/AD	Lane Detection	VPGNet	✓	✓	1
	Traffic Sign Detection	Modified SSD	✓		
	Semantic Segmentation	FPN	✓	N/A V N/A V V V V V V V V V V V V V	√
	Drivable Space Detection	MobilenetV2-FPN	✓		
	Multi-task (Detection+Segmentation)	Xilinx	✓		



Out-of-box Supported Boards

- > ZCU102
- > ZCU104
- > Avnet Ultra96
- > Z7020 SOM
- > ZU2 PCIe board
- > ZU2 SOM
- > ZU9 PCIe Card



Ultra96



Z7020 SOM



ZU2 SOM



ZCU104












Video Surveillance ML Solutions








Video Analytics
Acceleration Solution






12-channel 1080P Video Analytics with ZU9EG












Video Surveillance ML Ref Design





ADAS/AD ML Reference Design

2D/3D Object Detection



Segmentation + Detection



Lane Detection




Segmentation



Pedestrian Detection



Pose Estimation







8CH Detection Demo

- > Xilinx device
 - >> ZU9EG
- > Network
 - >> SSD compact version
- > Input image size to DPU
 - **>>** 480 * 360
- > Operations per frame
 - >> 4.9G
- > Performance
 - >> 30fps per channel




*Removed Video



4-ch Segmentation + Detection Demo

- > Xilinx device
 - >> ZU9EG
- > Network
 - >> FPN compact version
 - >> SSD compact version
- > Input image size to DPU
 - >> FPN 512 * 256
 - >> SSD 480 * 360
- > Operations per frame
 - >> FPN 9G
 - >> SSD 4.9G
- > Performance
 - >> 15fps per channel




*Removed Video




ML Development with DPU/DNNDK








Development Method








HW Integration with Vivado IPI

- > Add DPU IP into repository
- > Add DPU into block design
- > Configure DPU parameters
- > Connect DPU with MPSoC(for reference)
 - >> M_AXI_HP0 <-> S_AXI_HP0_FPD (ZYNQ)
 - M_AXI_HP2 <-> S_AXI_HP1_FPD (ZYNQ)
 - M_Axi_GP0 <-> S_AXI_LPD(ZYNQ)
- > Assign Reg address for DPU in address editor
 - e.g. 0x80000000, 4K space for one DPU
- > Create top wrapper
- > Generate bitstream
- > Generate BOOT.BIN using Petalinux etc.



SW Integration with SDK

> Device tree configuration

- >> set interrupt number according to block design
- >> set core-num

> OpenCV configuration

>> Enable in Filesystem Packages -> misc or libs

Driver and DNNDK lib

- Provide kernel information & OpenCV version to Xilinx
- Xilinx will provide driver and DNNDK package with install script
- >> Install driver and DNNDK lib

```
amba {
    ...
    dpu@80000000 {

        compatible = "deephi, dpu";
        interrupt-parent = <&intc>;
        interrupts = <0x0 106 0x1 0x0 107 0x1>;
        reg = <0x0 0x80000000 0x0 0x700>;
        memory = <0x60000000 0x20000000>;
        core-num = <0x2>;
    };
    ....
}
```

```
/home/liyi/workspace/zcu102_v2017.3/project-spec/configs/rootfs_config - Configuration

+ Filesystem Packages + libs + opencv

Opency

Arrow keys navigate the menu. <Enter> selects submenus ---> (or empty submenus ----). Highlighted letters are hotkeys.

Pressing <Y> includes, <N> excludes, <M> modularizes features. Press <Esc><Esc> to exit, <?> for Help, </> for Search.

Legend: [*] built-in [] excluded <M> module <> module capable

[*] opency-dbg
[] opency-dbg
[] opency-dev
[] python-opency
[] python-opency
[] opency-samples
[] opency-samples-dbg
```






Availability







Basic and Professional Editions

> Public Access Timeframe

Basic: Now

Basic with Tensorflow: Apr 2019

Professional: May 2019

> Basic in AWS Cloud – Apr 2019

> Add-on design service – SoW

Everything you need to do it yourself

Everything You need Quantizer
Pruned Models
Unlimited Deployment

Professional

3-day On-site Training

Pruning Tools

Compiler

Quantizer

Pruned Models

Unlimited Deployment

For Professional Edition pricing, please inquiry Xilinx AI marketing

Access Pruning Technology

&

3-day on-site training by a topnotch ML expert

&

30-day evaluation with encrypted pruning output





Availability

> DNNDK & DPU

- >> DNNDK basic edition Download from Xilinx.com
- >> Pruning tool, separate upon request
- >> DPU available for evaluation & system integration upon request

> Demos & Ref Designs

- >> General: Resnet50, Googlenet, VGG16, SSD, Yolo v2/v3, Tiny Yolo v2/v3, Mobilenet v1/v2 etc...
- >> Video surveillance: face detection & traffic structure
- ADAS/AD: multi-channel detection & segmentation
- DPU TRD (Work in progress)

> Documentation

- >> DNNDK user guide UG1327
- >> DNNDK for SDSoC user guide UG1331
- >> Edge AI tutorials https://github.com/Xilinx/Edge-AI-Platform-Tutorials
- >> DPU product guide & tutorial (Work in progress)

> Request or Inquiry

>> Please contact Andy Luo, andy.luo@xilinx.com





Adaptable. Intelligent.





