

1 Power

Power.SchDoc


3V3 to 1V8_PSRAM@300mA




3V3 to 1V8_DDR2@300mA



LED Status





Logo FPT


FMC+_DDR2_HyperRam			
Title: FMC+_DDR2_HyperRam.PrjPcb			
Page Contents: Power.SchDoc			
Size:	DWG NO		Revision: *
Date: 10/28/2026	ThinhHC	Sheet 1 of 9	

2 PSRAM

PSRAM.SchDoc

[2][3]PSRAM

HB_DQ0 HB_DQ1 HB_DQ2 HB_DQ3 HB_DQ4 HB_DQ5 HB_DQ6 HB_DQ7 HB_CK_N HB_CK_P HB_RWDS HB_CS# HB_RESET



Title:	FMC+_DDR2_HyperRam.PrjPcb
Page Contents:	PSRAM.SchDoc
Size:	
DWG NO	
Revision:	*
Date:	10/28/2026
	ThinhHC
Sheet	2 of 9

FMC+_DDR2_HyperRam

3 Level_Shift_HyperRAM

Level_Shift_HyperRam.SchDoc

[2][3]PSRAM

HB_DQ0 HB_DQ1 HB_DQ2 HB_DQ3 HB_DQ4 HB_DQ5 HB_DQ6 HB_DQ7 HB_CK_N HB_CK_P HB_RWDS HB_CS# HB_RESET

[3][6]FMC+ HSPC Banks A-D


FMC_HB_RWDS_DIR


[3][7]FMC+ HSPC Banks E-H


FMC_HB_DQ4 FMC_HB_DQ5 FMC_HB_CS# FMC_HB_RESET FMC_HB_DQ2 FMC_HB_DQ3 FMC_HB_DQ6 FMC_HB_DQ7 FMC_HB_DIR FMC_HB_OE_N

[3][8]FMC+ HSPC Banks I-L

FMC_HB_DQ0 FMC_HB_DQ1 FMC_HB_CK_N FMC_HB_CK_P FMC_HB_RWDS








FMC+_DDR2_HyperRam			
Title: FMC+_DDR2_HyperRam.PrjPcb			
Page Contents: Level_Shift_HyperRam.SchDoc			
Size:	DWG NO		Revision: *
Date: 10/28/2026	ThinhHC	Sheet 3 of 9	

4 DDR2

DDR2.SchDoc

[4][5]DDR2

DDR2_CK_P
DDR2_CK_N
DDR2_A0
DDR2_A1
DDR2_A2
DDR2_A3
DDR2_A4
DDR2_A5
DDR2_A6
DDR2_A7
DDR2_A8
DDR2_A9
DDR2_A10
DDR2_A11
DDR2_A12
DDR2_A13
DDR2_BA0
DDR2_BA1
DDR2_CS
DDR2_CKE
DDR2_CAS
DDR2_RAS
DDR2_WE
DDR2_ODT
DDR2_DQS_P
DDR2_DQS_N
DDR2_DQ0
DDR2_DQ1
DDR2_DQ2
DDR2_DQ3
DDR2_DQ4
DDR2_DQ5
DDR2_DQ6
DDR2_DQ7



Title:	FMC+_DDR2_HyperRam.PrjPcb		
Page Contents:	DDR2.SchDoc		
Size:		DWG NO	Revision: *
Date:	10/28/2026	ThinhHC	Sheet 4 of 9

FMC+_DDR2_HyperRam

5 Level_Shift_DDR2

Level_Shift_DDR2.SchDoc

[4][5]DDR2

DDR2_CK_P, DDR2_CK_N, DDR2_DM, DDR2_A0, DDR2_A1, DDR2_A2, DDR2_A3, DDR2_A4, DDR2_A5, DDR2_A6, DDR2_A7, DDR2_A8, DDR2_A9, DDR2_A10, DDR2_A11, DDR2_A12, DDR2_A13, DDR2_BA0, DDR2_BA1, DDR2_CS, DDR2_CKE, DDR2_CAS, DDR2_RAS, DDR2_WE, DDR2_ODT, DDR2_DQS_P, DDR2_DQS_N, DDR2_DQ0, DDR2_DQ1, DDR2_DQ2, DDR2_DQ3, DDR2_DQ4, DDR2_DQ5, DDR2_DQ6, DDR2_DQ7

[5][6]FMC+ HSPC Banks A-D


FMC_DDR2_CK_P, FMC_DDR2_CK_N, FMC_DDR2_WE, FMC_DDR2_A5, FMC_DDR2_A6, FMC_DDR2_A13, FMC_DDR2_OE_N, FMC_DDR2_DQ_DIR, FMC_DDR2_DQS_DIR


[5][7]FMC+ HSPC Banks E-H


FMC_DDR2_DQ6, FMC_DDR2_DQ7, FMC_DDR2_CKE, FMC_DDR2_CS, FMC_DDR2_RAS, FMC_DDR2_CAS, FMC_DDR2_A0, FMC_DDR2_A1, FMC_DDR2_A2, FMC_DDR2_A3, FMC_DDR2_A4, FMC_DDR2_A7, FMC_DDR2_A8, FMC_DDR2_A9, FMC_DDR2_A10, FMC_DDR2_A11, FMC_DDR2_A12, FMC_DDR2_BA0, FMC_DDR2_BA1, FMC_DDR2_ODT


[5][8]FMC+ HSPC Banks I-L


FMC_DDR2_DQS_P, FMC_DDR2_DQS_N, FMC_DDR2_DQ0, FMC_DDR2_DQ1, FMC_DDR2_DQ2, FMC_DDR2_DQ3, FMC_DDR2_DQ4, FMC_DDR2_DQ5











FMC+_DDR2_HyperRam		
Title: FMC+_DDR2_HyperRam.PrjPcb		
Page Contents: Level_Shift_DDR2.SchDoc		
Size:	DWG NO	Revision: *
Date: 10/28/2026	ThinhHC	Sheet 5 of 9

6 FMC+ HSPC Banks A-D

FMC+_HSPC Banks A-D.SchDoc

[3][6]FMC+ HSPC Banks A-D

FMC_HB_RWDS_DIR — FMC_HB_RWDS_DIR

[5][6]FMC+ HSPC Banks A-D

FMC_DDR2_CK_P — FMC_DDR2_CK_P
FMC_DDR2_CK_N — FMC_DDR2_CK_N
FMC_DDR2_WE — FMC_DDR2_WE
FMC_DDR2_A5 — FMC_DDR2_A5
FMC_DDR2_A6 — FMC_DDR2_A6
FMC_DDR2_A13 — FMC_DDR2_A13
FMC_DDR2_OE_N — FMC_DDR2_OE_N
FMC_DDR2_DQ_DIR — FMC_DDR2_DQ_DIR
FMC_DDR2_DQS_DIR — FMC_DDR2_DQS_DIR

J1A

DP1_M2C_P	A2
DP1_M2C_N	A3
DP2_M2C_P	A6
DP2_M2C_N	A7
DP3_M2C_P	A10
DP3_M2C_N	A11
DP4_M2C_P	A14
DP4_M2C_N	A15
DP5_M2C_P	A18
DP5_M2C_N	A19
DP1_C2M_P	A22
DP1_C2M_N	A23
DP2_C2M_P	A26
DP2_C2M_N	A27
DP3_C2M_P	A30
DP3_C2M_N	A31
DP4_C2M_P	A34
DP4_C2M_N	A35
DP5_C2M_P	A38
DP5_C2M_N	A39

ASP-184330-01

J1B

CLK_DIR	B1
DP9_M2C_P	B4
DP9_M2C_N	B5
DP8_M2C_P	B8
DP8_M2C_N	B9
DP7_M2C_P	B12
DP7_M2C_N	B13
DP6_M2C_P	B16
DP6_M2C_N	B17
GBTCLK1_M2C_P	B20
GBTCLK1_M2C_N	B21
DP9_C2M_P	B24
DP9_C2M_N	B25
DP8_C2M_P	B28
DP8_C2M_N	B29
DP7_C2M_P	B32
DP7_C2M_N	B33
DP6_C2M_P	B36
DP6_C2M_N	B37
RES0	B40

ASP-184330-01

J1D

PG_C2M	D1	
GBTCLK0_M2C_P	D4	
GBTCLK0_M2C_N	D5	
LA01_P_CC	D8	
LA01_N_CC	D9	
LA05_P	D11	FMC_DDR2_DQ_DIR
LA05_N	D12	FMC_DDR2_DQS_DIR
LA09_P	D14	FMC_DDR2_WE
LA09_N	D15	
LA13_P	D17	
LA13_N	D18	FMC_DDR2_A13
LA17_P_CC	D20	FMC_DDR2_CK_P
LA17_N_CC	D21	FMC_DDR2_CK_N
LA23_P	D23	
LA23_N	D24	
LA26_P	D26	FMC_DDR2_A5
LA26_N	D27	
TCK	D29	
TDI	D30	
TDO	D31	
3P3VAUX	D32	
TMX	D33	
TRST_L	D34	
GA1	D35	
3P3V_2	D36	+3V3
3P3V_3	D38	
3P3V_4	D40	

ASP-184330-01

J1C

DP0_C2M_P	C2	
DP0_C2M_N	C3	
DP0_M2C_P	C6	
DP0_M2C_N	C7	
LA06_P	C10	
LA06_N	C11	
LA10_P	C14	FMC_DDR2_OE_N
LA10_N	C15	
LA14_P	C18	
LA14_N	C19	FMC_HB_RWDS_DIR
LA18_P_CC	C22	
LA18_N_CC	C23	
LA27_P	C26	FMC_DDR2_A6
LA27_N	C27	
SCL	C30	
SDA	C31	
GA0	C34	
12P0V_1	C35	+3V3
12P0V_2	C37	
3P3V_1	C39	

ASP-184330-01

FMC+_DDR2_HyperRam			
Title: FMC+_DDR2_HyperRam.PrjPcb			
Page Contents: FMC+_HSPC Banks A-D.SchDoc			
Size:	DWG NO		Revision: *
Date: 10/28/2026	ThinhHC	Sheet 6 of 9	

7 FMC+ HSPC Banks E-H

FMC+_ HSPC Banks E-H.SchDoc

[3][7]FMC+ HSPC Banks E-H

FMC_HB_DQ4	FMC_HB_DQ4
FMC_HB_DQ5	FMC_HB_DQ5
FMC_HB_CS#	FMC_HB_CS#
FMC_HB_RESET	FMC_HB_RESET
FMC_HB_DQ2	FMC_HB_DQ2
FMC_HB_DQ3	FMC_HB_DQ3
FMC_HB_DQ6	FMC_HB_DQ6
FMC_HB_DQ7	FMC_HB_DQ7
FMC_HB_DIR	FMC_HB_DIR
FMC_HB_OE_N	FMC_HB_OE_N

[5][7]FMC+ HSPC Banks E-H

FMC_DDR2_DQ6	FMC_DDR2_DQ6
FMC_DDR2_DQ7	FMC_DDR2_DQ7
FMC_DDR2_CKE	FMC_DDR2_CKE
FMC_DDR2_CS	FMC_DDR2_CS
FMC_DDR2_RAS	FMC_DDR2_RAS
FMC_DDR2_CAS	FMC_DDR2_CAS
FMC_DDR2_A0	FMC_DDR2_A0
FMC_DDR2_A0	FMC_DDR2_A1
FMC_DDR2_A1	FMC_DDR2_A2
FMC_DDR2_A2	FMC_DDR2_A3
FMC_DDR2_A3	FMC_DDR2_A4
FMC_DDR2_A4	FMC_DDR2_A7
FMC_DDR2_A7	FMC_DDR2_A8
FMC_DDR2_A8	FMC_DDR2_A9
FMC_DDR2_A9	FMC_DDR2_A10
FMC_DDR2_A10	FMC_DDR2_A11
FMC_DDR2_A11	FMC_DDR2_A12
FMC_DDR2_A12	FMC_DDR2_BA0
FMC_DDR2_BA0	FMC_DDR2_BA1
FMC_DDR2_BA1	FMC_DDR2_ODT
FMC_DDR2_ODT	FMC_DDR2_DQ2
FMC_DDR2_DQ2	FMC_DDR2_DQ3
FMC_DDR2_DQ3	

J1E

HA01_P_CC	E2	
HA01_N_CC	E3	
HA05_P	E6	
HA05_N	E7	
HA09_P	E9	
HA09_N	E10	
HA13_P	E12	
HA13_N	E13	
HA16_P	E15	
HA16_N	E16	
HA20_P	E18	
HA20_N	E19	
HB03_P	E21	
HB03_N	E22	
HB05_P	E24	FMC_HB_DQ4
HB05_N	E25	FMC_HB_DQ5
HB09_P	E27	FMC_DDR2_DQ2
HB09_N	E28	FMC_DDR2_DQ3
HB13_P	E30	FMC_DDR2_DQ6
HB13_N	E31	FMC_DDR2_DQ7
HB19_P	E33	
HB19_N	E34	
HB21_P	E36	FMC_HB_RESET
HB21_N	E37	FMC_HB_CS#
VADJ_1	E39	+1V5

ASP-184330-01

+3V3

R49
1k

J1F

PG_M2C	F1	
HA00_P_CC	F4	
HA00_N_CC	F5	
HA04_P	F7	
HA04_N	F8	
HA08_P	F10	
HA08_N	F11	
HA12_P	F13	
HA12_N	F14	
HA15_P	F16	
HA15_N	F17	
HA19_P	F19	
HA19_N	F20	
HB02_P	F22	FMC_HB_DQ2
HB02_N	F23	FMC_HB_DQ3
HB04_P	F25	FMC_HB_DQ6
HB04_N	F26	FMC_HB_DQ7
HB08_P	F28	
HB08_N	F29	
HB12_P	F31	
HB12_N	F32	
HB16_P	F34	
HB16_N	F35	
HB20_P	F37	
HB20_N	F38	
VADJ_2	F40	

T101

+1V5

ASP-184330-01

J1G

CLK1_M2C_P	G2	
CLK1_M2C_N	G3	
LA00_P_CC	G6	
LA00_N_CC	G7	
LA03_P	G9	FMC_DDR2_CS
LA03_N	G10	
LA08_P	G12	FMC_HB_DIR
LA08_N	G13	FMC_HB_OE_N
LA12_P	G15	FMC_DDR2_ODT
LA12_N	G16	
LA16_P	G18	
LA16_N	G19	
LA20_P	G21	FMC_DDR2_A0
LA20_N	G22	
LA22_P	G24	FMC_DDR2_A2
LA22_N	G25	
LA25_P	G27	FMC_DDR2_A4
LA25_N	G28	
LA29_P	G30	FMC_DDR2_A8
LA29_N	G31	
LA31_P	G33	FMC_DDR2_A10
LA31_N	G34	
LA33_P	G36	FMC_DDR2_A12
LA33_N	G37	
VADJ_3	G39	+1V5

ASP-184330-01

J1H

VREF_A_M2C	H1	
PRSNT_M2C_L	H2	
CLK0_M2C_P	H4	
CLK0_M2C_N	H5	
LA02_P	H7	FMC_DDR2_CKE
LA02_N	H8	
LA04_P	H10	FMC_DDR2_RAS
LA04_N	H11	
LA07_P	H13	FMC_DDR2_CAS
LA07_N	H14	
LA11_P	H16	
LA11_N	H17	
LA15_P	H19	FMC_DDR2_BA0
LA15_N	H20	
LA19_P	H22	FMC_DDR2_BA1
LA19_N	H23	
LA21_P	H25	FMC_DDR2_A1
LA21_N	H26	
LA24_P	H28	FMC_DDR2_A3
LA24_N	H29	
LA28_P	H31	FMC_DDR2_A7
LA28_N	H32	
LA30_P	H34	FMC_DDR2_A9
LA30_N	H35	
LA32_P	H37	FMC_DDR2_A11
LA32_N	H38	
VADJ_4	H40	+1V5

ASP-184330-01

Title	FMC+_DDR2_HyperRam.PrjPcb
Page Contents	FMC+_ HSPC Banks E-H.SchDoc
Size:	
DWG NO	
Revision:	*
Date:	10/28/2026
	ThinhHC
Sheet	7 of 9

8 FMC+ HSPC Banks I-L

FMC+_HSPC Banks I-L.SchDoc

[3][8]FMC+ HSPC Banks I-L

FMC_HB_DQ0	FMC_HB_DQ0
FMC_HB_DQ1	FMC_HB_DQ1
FMC_HB_CK_N	FMC_HB_CK_N
FMC_HB_CK_P	FMC_HB_CK_P
FMC_HB_RWDS	FMC_HB_RWDS

[5][8]FMC+ HSPC Banks I-L

FMC_DDR2_DQS_P	FMC_DDR2_DQS_P
FMC_DDR2_DQS_N	FMC_DDR2_DQS_N
FMC_DDR2_DQ0	FMC_DDR2_DQ0
FMC_DDR2_DQ1	FMC_DDR2_DQ1
FMC_DDR2_DQ4	FMC_DDR2_DQ4
FMC_DDR2_DQ5	FMC_DDR2_DQ5

J1I

CLK3_BIDIR_P	J2	
CLK3_BIDIR_N	J3	
HA03_P	J6	
HA03_N	J7	
HA07_P	J9	
HA07_N	J10	
HA11_P	J12	
HA11_N	J13	
HA14_P	J15	
HA14_N	J16	
HA18_P	J18	
HA18_N	J19	
HA22_P	J21	
HA22_N	J22	
HB01_P	J24	FMC_HB_DQ1
HB01_N	J25	FMC_HB_DQ0
HB07_P	J27	FMC_DDR2_DQ0
HB07_N	J28	FMC_DDR2_DQ1
HB11_P	J30	FMC_DDR2_DQ4
HB11_N	J31	FMC_DDR2_DQ5
HB15_P	J33	
HB15_N	J34	
HB18_P	J36	
HB18_N	J37	
VIO_B_M2C_1	J39	+1V5

ASP-184330-01

J1J

VREF_B_M2C	K1	
CLK2_BIDIR_P	K4	
CLK2_BIDIR_N	K5	
HA02_P	K7	
HA02_N	K8	
HA06_P	K10	
HA06_N	K11	
HA10_P	K13	
HA10_N	K14	
HA17_P_CC	K16	
HA17_N_CC	K17	
HA21_P	K19	
HA21_N	K20	
HA23_P	K22	
HA23_N	K23	
HB00_P_CC	K25	
HB00_N_CC	K26	
HB06_P_CC	K28	FMC_HB_CK_P
HB06_N_CC	K29	FMC_HB_CK_N
HB10_P	K31	FMC_HB_RWDS
HB10_N	K32	
HB14_P	K34	
HB14_N	K35	
HB17_P_CC	K37	FMC_DDR2_DQS_P
HB17_N_CC	K38	FMC_DDR2_DQS_N
VIO_B_M2C_2	K40	+1V5

ASP-184330-01

J1L

DP23_C2M_P	Y2
DP23_C2M_N	Y3
DP21_C2M_P	Y6
DP21_C2M_N	Y7
DP10_M2C_P	Y10
DP10_M2C_N	Y11
DP12_M2C_P	Y14
DP12_M2C_N	Y15
DP14_M2C_P	Y18
DP14_M2C_N	Y19
DP15_M2C_P	Y22
DP15_M2C_N	Y23
DP11_C2M_P	Y26
DP11_C2M_N	Y27
DP13_C2M_P	Y30
DP13_C2M_N	Y31
DP17_M2C_P	Y34
DP17_M2C_N	Y35
DP19_M2C_P	Y38
DP19_M2C_N	Y39

ASP-184330-01

J1K


RES1	L1
GBTCLK4_M2C_P	L4
GBTCLK4_M2C_N	L5
GBTCLK3_M2C_P	L8
GBTCLK3_M2C_N	L9
GBTCLK2_M2C_P	L12
GBTCLK2_M2C_N	L13
SYNC_C2M_P	L16
SYNC_C2M_N	L17
REFCLK_C2M_P	L20
REFCLK_C2M_N	L21
REFCLK_M2C_P	L24
REFCLK_M2C_N	L25
SYNC_M2C_P	L28
SYNC_M2C_N	L29
RES2	L32
RES3	L33
12P0V_3	L36
12P0V_4	L37
12P0V_5	L40


ASP-184330-01


FMC+_DDR2_HyperRam			
Title: FMC+_DDR2_HyperRam.PrjPcb			
Page Contents: FMC+_HSPC Banks I-L.SchDoc			
Size:	DWG NO		Revision: *
Date: 10/28/2026	ThinhHC	Sheet 8 of 9	


9 FMC+ HSPC Banks M-P

FMC+_HSPC Banks M-P.SchDoc











FMC+_DDR2_HyperRam		
Title: FMC+_DDR2_HyperRam.PrjPcb		
Page Contents: FMC+_HSPC Banks M-P.SchDoc		
Size:	DWG NO	Revision: *
Date: 10/28/2026	ThinhHC	Sheet 9 of 9


1V5
1V5
1V8_DDR2
3V3
1V8_PSRAM
U7
DDR2
1V8_DDR2
GND
3V3
1V8_PSRAM
U3
HyperRAM
U9
U11
U12
U10
U4
U8
U6
FMC+DDR2_HyperRAM
28/10/2026
Telecom


1V5
1V5
1V8_DDR2
3V3
1V8_PSRAM
SOT-23-5
SOT-23-5
U7
DDR2
1V8_DDR2
GND
3V3
1V8_PSRAM
U3
Hyper RAM
U9
U11
U12
U10
U4
U8
U6
FMC+DDR2_Hyper RAM
28/10/2026
Telecom

FMC+_DDR2_HyperRam.PrjPcb

	Comment	esign	Footprint	CSC Part Nu	Manufacturer Part Num	Manufacturer	Quan	Description	Assembly Typ	Link
1	1uF	C1, C4,	C_0603	C15849	CL10A105KB8NNNC	Samsung Electro-Mechanics	4	1uF 0603 50V X5R ±20	SMT Assembly	
2	0.1uF	C2, C3,	C_0603	C14663	CC0603KRX7R9BB104	YAGEO	4	100nF 0603 50V X7R ±	SMT Assembly	
3	1uF	C9, C11	C_0402	C52923	CL05A105KA5NQNC	Samsung Electro-Mechanics	16	1uF 0402 25V X5R ±10	SMT Assembly	
4	0.1uF	C10, C1	C_0402	C1525	CL05B104KO5NNNC	Samsung Electro-Mechanics	30	100nF 0402 16V X7R ±	SMT Assembly	
5	10uF	C17, C4	C_0402	C15525	CL05A106MQ5NUNC	Samsung Electro-Mechanics	2	10uF 0402 6.3V X5R ±	SMT Assembly	
6	LTST-C190YKT	D1, D2,	LED0603-RD_RED	C125097	LTST-C190YKT	Lite-On	4	-55℃~+85℃ 130° 2.1V	SMT Assembly	
7	ASP-184330-01	J1	CONN-SMD_ASP-1	C5159973	ASP-184330-01	Samtec	1	1.27mm 14 Copper all	SMT Assembly	
8	MMBT3904	Q1, Q2,	SOT-23-3_L2.9-W1	C20526	MMBT3904	Changjiang Electronics Tech	3	MMBT3904 TRANSIST	SMT Assembly	
9	10k	R1, R2,	R_0402	C25744	0402WGF1002TCE	UNI-ROYAL(Uniroyal Elec)	17	10kΩ 0402 62.5mW TI	SMT Assembly	
10	22R	R3, R4,	R_0402	C25092	0402WGF220JTCE	UNI-ROYAL(Uniroyal Elec)	23	22Ω 0402 62.5mW Thi	SMT Assembly	
11	470R	R14, R1	R_0402	C25117	0402WGF4700TCE	UNI-ROYAL(Uniroyal Elec)	4	470Ω 0402 62.5mW TI	SMT Assembly	
12	4.7k	R17, R4	R_0402	C25900	0402WGF4701TCE	UNI-ROYAL(Uniroyal Elec)	3	4.7kΩ 0402 62.5mW T	SMT Assembly	
13	1k	R36, R3	R_0402	C11702	0402WGF1001TCE	UNI-ROYAL(Uniroyal Elec)	2	1kΩ 0402 62.5mW Thi	SMT Assembly	
14	TLV75718PDBVR	U1, U2	SOT-23-5_L3.0-W1	C507270	TLV75718PDBVR	Texas Instruments	2	-40℃~+125℃@(Tj) 1 1	SMT Assembly	
15	S80KS2562GABHM	U3	FBGA-24_L8.0-W6.	C17443433	S80KS2562GABHM020	Infineon Technologies	1	FBGA-24(6x8) Memory	SMT Assembly	
16	TXV0108RGYR	U4, U5,	TQFN-24_L5.5-W3.	C22428389	TXV0108RGYR	Texas Instruments	8	-40℃~+125℃ 1.14V~3	SMT Assembly	
17	IS43DR86400E-25D	U7	BGA60N80P10X9_9	C1348900	IS43DR86400E-25DBL	ISSI	1	512Mbit 400MHz DDR2	SMT Assembly	