

ResultSizeTimeCyclesGPU

SM FrequencyProcessAttributes

Current572 - convolutionSharedKernel(128, 128, 1024)x(8, 8, 1)52.43 ms57.415.8090 - NVIDIA A100-SXM4-40GB1.09 Ghz[3872547] shared\_cnn

SummaryDetailsSourceContextCommentsRawSession

CompareToolsViewExport

GPU Speed Of Light ThroughputGPU Throughput Rooflines

High-level overview of the throughput for compute and memory resources of the GPU. For each unit, the throughput reports the achieved percentage of utilization with respect to the theoretical maximum. Breakdowns show the throughput for each individual sub-metric of Compute and Memory to clearly identify the highest contributor. High-level overview of the utilization for compute and memory resources of the GPU presented as a roofline chart.

Compute (SM) Throughput [%]	77.25	Duration [ms]	52.43
Memory Throughput [%]	99.58	Elapsed Cycles [cycle]	57415809
L1/TEX Cache Throughput [%]	99.58	SM Active Cycles [cycle]	57410588.52
L2 Cache Throughput [%]	17.33	SM Frequency [Ghz]	1.09
DRAM Throughput [%]	5.27	DRAM Frequency [Ghz]	1.21

High Throughput

The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To further improve performance, work will likely need to be shifted from the most utilized to another unit. Start by analyzing L1 in the [Memory Workload Analysis](#) section.

Roofline Analysis

The ratio of peak float (fp32) to double (fp64) performance on this device is 2:1. The kernel achieved 13% of this device's fp32 peak performance and 0% of its fp64 peak performance. See the [Kernel Profiling Guide](#) for more details on roofline analysis.

Floating Point Operations Roofline

PM Sampling

Timeline view of PM metrics sampled periodically over the workload duration. Data is collected across multiple passes. Use this section to understand how workload behavior changes over its runtime.

Maximum Sampling Interval [cycle]	1280000	# Pass Groups	4
Maximum Buffer Size [Mbyte]	31.92	Dropped Samples [sample]	0

Compute Workload Analysis

Detailed analysis of the compute resources of the streaming multiprocessors (SM), including the achieved instructions per clock (IPC) and the utilization of each available pipeline. Pipelines with very high utilization might limit the overall performance.

Executed Ipc Elapsed [inst/cycle]	3.09	SM Busy [%]	77.25
Executed Ipc Active [inst/cycle]	3.09	Issue Slots Busy [%]	77.25
Issued Ipc Active [inst/cycle]	3.09		

Balanced

ALU is the highest-utilized pipeline (51.4%) based on active cycles, taking into account the rates of its different instructions. It executes integer and logic operations. It is well-utilized, but should not be a bottleneck.

Memory Workload AnalysisMemory Chart

Detailed analysis of the memory resources of the GPU. Memory can become a limiting factor for the overall kernel performance when fully utilizing the involved hardware units (Mem Busy), exhausting the available communication bandwidth between those units (Max Bandwidth), or by reaching the maximum throughput of issuing memory instructions (Mem Pipes Busy). Detailed chart of the memory units. Detailed tables with data for each memory unit.

Memory Throughput [Gbyte/s]	81.95	Mem Busy [%]	99.58
L1/TEX Hit Rate [%]	72.26	Max Bandwidth [%]	59.53
L2 Hit Rate [%]	99.85	Mem Pipes Busy [%]	59.53
L2 Compression Success Rate [%]	0	L2 Compression Ratio	0

L1TEX Global Load Access Pattern

Est. Speedup: 72.42%

The memory access pattern for global loads from L1TEX might not be optimal. On average, only 8.7 of the 32 bytes transmitted per sector are utilized by each thread. This could possibly be caused by a stride between threads. Check the [Source Counters](#) section for uncoalesced global loads.

Key Performance Indicators

Shared Load Bank Conflicts

Est. Speedup: 49.77%

The memory access pattern for shared loads might not be optimal and causes on average a 2.0 - way bank conflict across all 1644167168 shared load requests.This results in 1651822026 bank conflicts, which represent 49.98% of the overall 3305048713 wavefronts for shared loads. Check the [Source Counters](#) section for uncoalesced shared loads.

Key Performance Indicators

Shared Store Bank Conflicts

Est. Speedup: 43.58%

The memory access pattern for shared stores might not be optimal and causes on average a 1.8 - way bank conflict across all 134217728 shared store requests.This results in 104453981 bank conflicts, which represent 43.76% of the overall 238682937 wavefronts for shared stores. Check the [Source Counters](#) section for uncoalesced shared stores.

Key Performance Indicators

Memory Chart

Values: Transfer SizeInactivity: Greyed Out

Scheduler Statistics

Summary of the activity of the schedulers issuing instructions. Each scheduler maintains a pool of warps that it can issue instructions for. The upper bound of warps in the pool (Theoretical Warps) is limited by the launch configuration. On every cycle each scheduler checks the state of the allocated warps in the pool (Active Warps). Active warps that are not stalled (Eligible Warps) are ready to issue their next instruction. From the set of eligible warps the scheduler selects a single warp from which to issue one or more instructions (Issued Warp). On cycles with no eligible warps, the issue slot is skipped and no instruction is issued. Having many skipped issue slots indicates poor latency hiding.

Active Warps Per Scheduler [warp]	15.44	No Eligible [%]	22.75
Eligible Warps Per Scheduler [warp]	4.04	One or More Eligible [%]	77.25
Issued Warp Per Scheduler	0.77		

Warp State Statistics

Analysis of the states in which all warps spent cycles during the kernel execution. The warp states describe a warp's readiness or inability to issue its next instruction. The warp cycles per instruction define the latency between two consecutive instructions. The higher the value, the more warp parallelism is required to hide this latency. For each warp state, the chart shows the average number of cycles spent in that state per issued instruction. Stalls are not always impacting the overall performance nor are they completely avoidable. Only focus on stall reasons if the schedulers fail to issue every cycle. When executing a kernel with mixed library and user code, these metrics show the combined values.

Warp Cycles Per Issued Instruction [cycle]	19.99	Avg. Active Threads Per Warp	32
Warp Cycles Per Executed Instruction [cycle]	19.99	Avg. Not Predicated Off Threads Per Warp	28.97

Instruction Statistics

Statistics of the executed low-level assembly instructions (SASS). The instruction mix provides insight into the types and frequency of the executed instructions. A narrow mix of instruction types implies a dependency on few instruction pipelines, while others remain unused. Using multiple pipelines allows hiding latencies and enables parallel execution. Note that 'Instructions/Opcode' and 'Executed Instructions' are measured differently and can diverge if cycles are spent in system calls.

Executed Instructions [inst]	19159580672	Avg. Executed Instructions Per Scheduler [inst]	44350881.19
Issued Instructions [inst]	19159599858	Avg. Issued Instructions Per Scheduler [inst]	44350925.60

NVLink Topology

NVLink Topology diagram shows logical NVLink connections with transmit/receive throughput.

NVLink Tables

Detailed tables with properties for each NVLink.

NUMA Affinity

Non-uniform memory access (NUMA) affinities based on compute and memory distances for all GPUs.

Launch Statistics

Summary of the configuration used to launch the kernel. The launch configuration defines the size of the kernel grid, the division of the grid into blocks, and the GPU resources needed to execute the kernel. Choosing an efficient launch configuration maximizes device utilization.

Grid Size	16777216	Function Cache Configuration	CachePreferNone
Registers Per Thread [register/thread]	31	Static Shared Memory Per Block [byte/block]	0
Block Size	64	Dynamic Shared Memory Per Block [byte/block]	784
Threads [thread]	1073741824	Driver Shared Memory Per Block [Kbyte/block]	1.02
Waves Per SM	4854.52	Shared Memory Configuration Size [Kbyte]	65.54
Uses Green Context	0	# SMs [SM]	108

Occupancy

Occupancy is the ratio of the number of active warps per multiprocessor to the maximum number of possible active warps. Another way to view occupancy is the percentage of the hardware's ability to process warps that is actively in use. Higher occupancy does not always result in higher performance, however, low occupancy always reduces the ability to hide latencies, resulting in overall performance degradation. Large discrepancies between the theoretical and the achieved occupancy during execution typically indicates highly imbalanced workloads.

Theoretical Occupancy [%]	100	Block Limit Registers [block]	32
Theoretical Active Warps per SM [warp]	64	Block Limit Shared Mem [block]	34
Achieved Occupancy [%]	96.65	Block Limit Warps [block]	32
Achieved Active Warps Per SM [warp]	61.86	Block Limit SM [block]	32

GPU and Memory Workload Distribution

Analysis of workload distribution in active cycles of SM, SMP, SMSP, L1 & L2 caches, and DRAM

Average SM Active Cycles [cycle]	57410588.52	Average L1 Active Cycles [cycle]	57410588.52
Average L2 Active Cycles [cycle]	54875021.94	Average SMSP Active Cycles [cycle]	57409038.41
Average DRAM Active Cycles [cycle]	3357170.60	Total SM Elapsed Cycles [cycle]	6200676720
Total L1 Elapsed Cycles [cycle]	6200676720	Total L2 Elapsed Cycles [cycle]	4404510640
Total SMSP Elapsed Cycles [cycle]	24802706880	Total DRAM Elapsed Cycles [cycle]	2548331520

Source Counters

Source metrics, including branch efficiency and sampled warp stall reasons. Warp Stall Sampling metrics are periodically sampled over the kernel runtime. They indicate when warps were stalled and couldn't be scheduled. See the documentation for a description of all stall reasons. Only focus on stalls if the schedulers fail to issue every cycle.

Branch Instructions [inst]	2550136832	Branch Efficiency [%]	100
Branch Instructions Ratio [%]	0.13	Avg. Divergent Branches [branches]	0

Uncoalesced Global Accesses

Est. Speedup: 18.65%

This kernel has uncoalesced global accesses resulting in a total of 532161536 excessive sectors (19% of the total 2843754496 sectors). Check the L2 Theoretical Sectors Global Excessive table for the primary source locations. The [CUDA Programming Guide](#) has additional information on reducing uncoalesced device memory accesses.

Key Performance Indicators

L2 Theoretical Sectors Global Excessive

Location	Value	Value (%)
<a href="#">0x7ffe854538f0 in convolutionSharedKernel</a>	532.161.536	100
<a href="#">0x7ffe85454520 in convolutionSharedKernel</a>	0	0
<a href="#">0x7ffe85454420 in convolutionSharedKernel</a>	0	0
<a href="#">0x7ffe85454410 in convolutionSharedKernel</a>	0	0
<a href="#">0x7ffe854543b0 in convolutionSharedKernel</a>	0	0

Uncoalesced Shared Accesses

Est. Speedup: 49.52%

This kernel has uncoalesced shared accesses resulting in a total of 1744830464 excessive wavefronts (50% of the total 3523215360 wavefronts). Check the L1 Wavefronts Shared Excessive table for the primary source locations. The [CUDA Best Practices Guide](#) has an example on optimizing shared memory accesses.

Key Performance Indicators

L1 Wavefronts Shared Excessive

Location	Value	Value (%)
<a href="#">0x7ffe85454440 in convolutionSharedKernel</a>	234.881.024	13
<a href="#">0x7ffe85454430 in convolutionSharedKernel</a>	234.881.024	13
<a href="#">0x7ffe854543e0 in convolutionSharedKernel</a>	234.881.024	13
<a href="#">0x7ffe854542f0 in convolutionSharedKernel</a>	234.881.024	13
<a href="#">0x7ffe854542d0 in convolutionSharedKernel</a>	234.881.024	13

To customize your report even further, you might want to learn about [custom sections](#) and [writing your own rules](#). You might also want to consider [adding individual metrics](#).