

ID	Item	Sub item 1	Sub item 2	Test sequence	Pass condition
1	Register access	TCR Register	Reset value check	After reset is released, perform read access to TCR Register (offset= 0x0).	Read value = 32'h0000_0100
2			R/W access	1. Write 0000_0000 & read back and compare 2. Write FFFF_FFFF & readback & compare 3. Write 5555_5555 & readback & compare 4. Write AAAA_AAAA & readback & compare 5. Write 0000_0000 & readback & compare	Read value = 32'h0000_0000 Read value = 32'h0000_0000 Read value = 32'h0000_0501 Read value = 32'h0000_0501 Read value = 32'h0000_0500
3		TDR0 Register	Reset value check	After system reset is released, perform read access to TDR0 (offset= 0x4).	Read value = 32'h0000_0000
4			R/W access	1. Write 0000_0000 & read back and compare 2. Write FFFF_FFFF & readback & compare 3. Write 5555_5555 & readback & compare 4. Write AAAA_AAAA & readback & compare 5. Write 3333_3333 & readback & compare	read value is same as write value
5		TDR1 Register	Reset value check	After reset is released, perform read access to TDR1 (offset= 0x8).	Read value = 32'h0000_0000
6			R/W access	1. Write 0000_0000 & read back and compare 2. Write FFFF_FFFF & readback & compare 3. Write 5555_5555 & readback & compare 4. Write AAAA_AAAA & readback & compare 5. Write 3333_3333 & readback & compare	read value is same as write value
7		TCMP0 Register	Reset value check	After reset is released, perform read access to TCMP0 (offset= 0xC).	Read value = 32'hFFFF_FFFF
8			R/W access	1. Write 0000_0000 & read back and compare 2. Write FFFF_FFFF & readback & compare 3. Write 5555_5555 & readback & compare 4. Write AAAA_AAAA & readback & compare 5. Write 3333_333a & readback & compare	read value is same as write value
9		TCMP1 Register	Reset value check	After reset is released, perform read access to TCMP1 (offset= 0x10).	Read value = 32'hFFFF_FFFF
10			R/W access	1. Write 0000_0000 & read back and compare 2. Write FFFF_FFFF & readback & compare 3. Write 5555_5555 & readback & compare 4. Write AAAA_AAAA & readback & compare 5. Write 3333_3333 & readback & compare	read value is same as write value
11		TIER Register	Reset value check	After reset is released, perform read access to TIER (offset= 0x14).	Read value = 32'h0000_0000
12			R/W access	1. Write 0000_0000 & read back and compare 2. Write FFFF_FFFF & readback & compare 3. Write 5555_5555 & readback & compare 4. Write AAAA_AAAA & readback & compare 5. Write 3333_3333 & readback & compare	Read value = 32'h0000_0000 Read value = 32'h0000_0001 Read value = 32'h0000_0001 Read value = 32'h0000_0000 Read value = 32'h0000_0001
13		TISR Register	Reset value check	After reset is released, perform read access to TISR (offset= 0x18).	Read value = 32'h0000_0000
14			R/W access	1. Write 0000_0000 & read back and compare 2. Write FFFF_FFFF & readback & compare 3. Write 5555_5555 & readback & compare 4. Write AAAA_AAAA & readback & compare 5. Write 3333_3333 & readback & compare	Read value = 32'h0000_0000 Read value = 32'h0000_0000 Read value = 32'h0000_0000 Read value = 32'h0000_0000 Read value = 32'h0000_0000
15		THCSR Register	Reset value check	After reset is released, perform read access to THCSR (offset= 0x1C).	Read value = 32'h0000_0000
16			R/W access	1. Write 0000_0000 & read back and compare 2. Write FFFF_FFFF & readback & compare 3. Write 5555_5555 & readback & compare 4. Write AAAA_AAAA & readback & compare 5. Write 3333_3333 & readback & compare	Read value = 32'h0000_0000 Read value = 32'h0000_0001 Read value = 32'h0000_0001 Read value = 32'h0000_0000 Read value = 32'h0000_0001
9	Reserved access	1. Address at 12'h015 2. Address at 12'aaa 3. Address at 12'h567 4. Address at 12'h111 5. Address at 12'hfff	R/W reserved	1. Write 0000_1234 & read back and compare 2. Write FFFF_FFFF & readback & compare 3. Write 5555_5555 & readback & compare 4. Write AAAA_AAAA & readback & compare 5. Write 0000_0050 & readback & compare	Read value = 32'h0000_0000 Read value = 32'h0000_0000 Read value = 32'h0000_0000 Read value = 32'h0000_0000 Read value = 32'h0000_0000
10	One-hot check			1. Write 1111_1813 to TCR Register 2. Write 3333_3333 to TDR0 Register 3. Write AAAA_AAAA to TDR1 Register 4. Write FFFF_FFFF to TCMP0 Register 5. Write 5555_5555 to TCMP1 Register 6. Write 0101_1010 to TIER Register 7. Write 0505_0505 to TISR Register 8. Write FFFF_FFFF to THCSR Register 9. Read TCR Register and compare 10. Read TDR0 Register and compare 11. Read TDR1 Register and compare 12. Read TCMP0 Register and compare 13. Read TCMP1 Register and compare 14. Read TIER Register and compare 15. Read TISR Register and compare 16. Read THCSR Register and compare	Read value_TCR= 32'h0000_0803 Read value_TDR0 = 32'h3333_3333 Read value_TDR1 = 32'hAAAA_AAAA Read value_TCMP0 = 32'hFFFF_FFFF Read value_TCMP1 = 32'h5555_5555 Read value_TIER = 32'h0000_0000 Read value_TISR = 32'h0000_0000 Read value_THCSR = 32'h0000_0001
11	Check byte access	TCR check	Write access byte 0	1. Write pstrb = 4'b0001 2. Write 0000_0802 to TCR Register & read and compare	Read value_TCR= 32'h0000_0102
12			Write access byte 1	1. Write pstrb = 4'b0010 2. Write 0000_0503 to TCR Register & read and compare	Read value_TCR= 32'h0000_0502
13			Write access byte 2	1. Write pstrb = 4'b0100 2. Write 0000_0503 to TCR Register & read and compare	Read value_TCR= 32'h0000_0502
14			Write access byte 3	1. Write pstrb = 4'b1000 2. Write 0000_0803 to TCR Register & read and compare	Read value_TCR= 32'h0000_0502
15		TDR0 check	Write access byte 0	1. Write pstrb = 4'b0001 2. Write 0000_0802 to TDR0 Register & read and compare	Read value_TDR0= 32'h0000_0002

