

Code RTL:

```
1 module timer_top
2 (
3     input wire sys_clk,
4     input wire sys_rst_n,
5     input wire tim_psel,
6     input wire tim_pwrite,
7     input wire tim_penable,
8     input wire [11:0] tim_paddr,
9     input wire [31:0] tim_pwdata,
10    input wire [3:0] tim_pstrb,
11    input wire dbg_mode,
12    output wire [31:0] tim_prdata,
13    output wire tim_pready,
14    output wire tim_pslverr,
15    output wire tim_int
16 );
17
18    wire wr_en_w, rd_en_w, pready_w_w, pslverr_w_w;
19    wire [31:0] wdata_w;
20    wire [11:0] addr_w;
21    wire [3:0] wstrb_w;
22    wire [31:0] rdata_w;
23    wire [31:0] data0_out_w;
24
25    assign tim_pslverr = pslverr_w_w;
26
27    apb_slave apb
28 (
29        .psel(tim_psel),
30        .pwrite(tim_pwrite),
31        .penable(tim_penable),
32        .pwdata(tim_pwdata),
33        .paddr(tim_paddr),
34        .pstrb(tim_pstrb),
35        .pready_w(pready_w_w),
36        .rdata(rdata_w),
37        .data0_out(data0_out_w),
38        .addr(addr_w),
39        .wr_en(wr_en_w),
40        .rd_en(rd_en_w),
41        .wdata(wdata_w),
42        .wstrb(wstrb_w),
43        .pready(tim_pready),
44        .prdata(tim_prdata),
45        .pslverr(pslverr_w_w)
46 );
47
48
49    reg_module register
50 (
51        .clk(sys_clk),
52        .rst_n(sys_rst_n),
53        .wr_en(wr_en_w),
54        .rd_en(rd_en_w),
55        .addr(addr_w),
```

```
24      assign tim_pslverr = pslverr_w_w;
25
26      apb_slave apb
27 (
28     .psel(tim_psel),
29     .pwrite(tim_pwrite),
30     .penable(tim_penable),
31     .pwdata(tim_pwdata),
32     .paddr(tim_paddr),
33     .pstrb(tim_pstrb),
34     .pready_w(pready_w_w),
35     .rdata(rdata_w),
36     .data0_out(data0_out_w),
37     .addr(addr_w),
38     .wr_en(wr_en_w),
39     .rd_en(rd_en_w),
40     .wdata(wdata_w),
41     .wstrb(wstrb_w),
42     .pready(tim_pready),
43     .prdata(tim_prdata),
44     .pslverr(pslverr_w_w)
45 );
46
47
48
49      reg_module register
50 (
51     .clk(sys_clk),
52     .rst_n(sys_rst_n),
53     .wr_en(wr_en_w),
54     .rd_en(rd_en_w),
55     .addr(addr_w),
56     .wdata(wdata_w),
57     .wstrb(wstrb_w),
58     .debug_mode(dbg_mode),
59     .pready_w(pready_w_w),
60     .rdata(rdata_w),
61     .data0_out(data0_out_w),
62     .pslverr(pslverr_w_w),
63     .timer_int(tim_int)
64 );
65
66 endmodule
```

```

1 module apb_slave
2 (
3     input wire psel,
4     input wire pwrite,
5     input wire penable,
6     input wire [31:0]pwnode,
7     input wire [11:0]paddr,
8     input wire [3:0]pstrb,
9     input wire pready_w,
10    input wire [31:0]rdata,
11    input wire [31:0]data0_out,
12    output reg [11:0]addr,
13    output reg wr_en,
14    output reg rd_en,
15    output reg [31:0]wdata,
16    output reg [3:0]wstrb,
17    output reg pready,
18    output reg [31:0]prdata,
19    output reg pslverr
20 );
21    reg pslverr_w;
22
23 always @(*) begin
24
25     wr_en = psel && penable && pwrite && !pready_w;
26     rd_en = psel && penable && !pwrite && !pready_w;
27
28     addr = paddr;
29     wdata = pwdata;
30     wstrb = pstrb;
31     pready = pready_w;
32     pslverr = pslverr_w;
33     prdata = rdata;
34 end
35
36 always @(*) begin
37     pslverr_w = 1'b0;
38     if(psel && penable && pwrite && (paddr == 12'h000) && pstrb[1] ) begin
39         if(data0_out[0]) begin
40             if( (pwdata[1] != data0_out[1]) || (pwdata[11:8] >= 4'd9) || (pwdata[11:8] != data0_out[11:8]) ) begin
41                 pslverr_w = 1'b1;
42             end
43         end else if (pwdata [11:8] >= 4'd9) begin
44             pslverr_w = 1'b1;
45         end
46     end
47 end
48
49 endmodule
50
51
~
```

```

1 module reg_module
2 (
3     input wire clk,
4     input wire rst_n,
5     input wire wr_en,
6     input wire rd_en,
7     input wire [11:0] addr,
8     input wire [31:0] wdata,
9     input wire [3:0] wstrb,
10    input wire debug_mode,
11    input wire pslverr,
12    output reg pready_w,
13    output reg [31:0] rdata,
14    output wire [31:0] data0_out,
15    output reg timer_int
16 );
17
18    reg [31:0] data0, data1, data2, data3, data4, data5, data6, data7;
19    wire [31:0] data0_next, data1_next, data2_next, data3_next, data4_next, data5_next, data7_next;
20    reg [7:0] int_cnt;
21    reg pslverr_w;
22    reg [31:0] data0_d;
23    reg count_en;
24    reg thcr_halt_reg;
25
26    wire [7:0] int_cnt_pre;
27    wire [7:0] int_cnt_0;
28    wire [63:0] counter_64bit;
29    wire count_en_pre, cnt_rst, thcr_halt_reg_pre;
30    wire tri_condition;
31
32
33
34    assign data0_out = data0;
35
36 //===== NEXT STATE LOGIC FOR REGISTER ======
37
38 //===== TCR =====
39    assign data0_next[7:0] = (wr_en && (addr == 12'h000) && wstrb[0]) ? {6'b0, wdata[1:0]} : data0[7:0];
40    assign data0_next[15:8] = (wr_en && (addr == 12'h000) && wstrb[1]) ? {4'b0, wdata[11:8]} : data0[15:8];
41    assign data0_next[23:16] = 8'h0;
42    assign data0_next[31:24] = 8'h0;
43
44 //===== TDRO =====
45    assign data1_next[7:0] = (wr_en && (addr == 12'h004) && wstrb[0]) ? wdata[7:0] : counter_64bit[7:0];
46    assign data1_next[15:8] = (wr_en && (addr == 12'h004) && wstrb[1]) ? wdata[15:8] : counter_64bit[15:8];
47    assign data1_next[23:16] = (wr_en && (addr == 12'h004) && wstrb[2]) ? wdata[23:16] : counter_64bit[23:16];
48    assign data1_next[31:24] = (wr_en && (addr == 12'h004) && wstrb[3]) ? wdata[31:24] : counter_64bit[31:24];
49
50 //===== TDR1 =====
51    assign data2_next[7:0] = (wr_en && (addr == 12'h008) && wstrb[0]) ? wdata[7:0] : counter_64bit[39:32];
52    assign data2_next[15:8] = (wr_en && (addr == 12'h008) && wstrb[1]) ? wdata[15:8] : counter_64bit[47:40];
53    assign data2_next[23:16] = (wr_en && (addr == 12'h008) && wstrb[2]) ? wdata[23:16] : counter_64bit[55:48];
54    assign data2_next[31:24] = (wr_en && (addr == 12'h008) && wstrb[3]) ? wdata[31:24] : counter_64bit[63:56];
55

```

```

55
56 //===== TCMP0 =====
57     assign data3_next[7:0] = (wr_en && (addr == 12'h00C) && wstrb[0]) ? wdata[7:0] : data3[7:0];
58     assign data3_next[15:8] = (wr_en && (addr == 12'h00C) && wstrb[1]) ? wdata[15:8] : data3[15:8];
59     assign data3_next[23:16] = (wr_en && (addr == 12'h00C) && wstrb[2]) ? wdata[23:16] : data3[23:16];
60     assign data3_next[31:24] = (wr_en && (addr == 12'h00C) && wstrb[3]) ? wdata[31:24] : data3[31:24];
61
62
63 //===== TCMP1 =====
64     assign data4_next[7:0] = (wr_en && (addr == 12'h010) && wstrb[0]) ? wdata[7:0] : data4[7:0];
65     assign data4_next[15:8] = (wr_en && (addr == 12'h010) && wstrb[1]) ? wdata[15:8] : data4[15:8];
66     assign data4_next[23:16] = (wr_en && (addr == 12'h010) && wstrb[2]) ? wdata[23:16] : data4[23:16];
67     assign data4_next[31:24] = (wr_en && (addr == 12'h010) && wstrb[3]) ? wdata[31:24] : data4[31:24];
68
69
70 //===== TIER =====
71     assign data5_next[7:0] = (wr_en && (addr == 12'h014) && wstrb[0]) ? {7'h0, wdata[0]} : data5[7:0];
72     assign data5_next[15:8] = 8'h0;
73     assign data5_next[23:16] = 8'h0;
74     assign data5_next[31:24] = 8'h0;
75
76
77 //===== THCSR =====
78     assign data7_next[7:0] = (wr_en && (addr == 12'h01C) && wstrb[0]) ? {6'h0, thcr_halt_reg_pre ,wdata[0]} : {data7[7:2],thcr_halt_reg_pre,data7[0]};
79     assign data7_next[15:8] = 8'h0;
80     assign data7_next[23:16] = 8'h0;
81     assign data7_next[31:24] = 8'h0;
82
83
84
85
86 // ===== PREADY CONTROL - DELAY 1 CYCLE
87 // ===== REGISTER UPDATE
88 // =====
89
90     always @(posedge clk or negedge rst_n) begin
91         if(!rst_n) begin
92             pready_w <= 1'b0;
93
94         end else begin
95             pready_w <= (wr_en || rd_en) ? 1'b1 : 1'b0;
96         end
97     end
98
99
100 // =====
101 // ===== REGISTER UPDATE
102 // =====
103
104     always @(posedge clk or negedge rst_n) begin
105         if(!rst_n) begin
106             data0 <= {20'h0, 4'b0001, 8'b0};
107             data1 <= 32'h0000_0000;

```

```

100 // =====
101 // REGISTER UPDATE
102 // =====
103
104     always @(posedge clk or negedge rst_n) begin
105         if(!rst_n) begin
106             data0 <= {20'h0, 4'b0001, 8'b0};
107             data1 <= 32'h0000_0000;
108             data2 <= 32'h0000_0000;
109             data3 <= 32'hFFFF_FFFF;
110             data4 <= 32'hFFFF_FFFF;
111             data5 <= 32'h0000_0000;
112             data6 <= 32'h0000_0000;
113             data7 <= 32'h0000_0000;
114             data0_d <= 32'h0000_0000;
115
116         end else begin
117             data0_d <= data0;
118
119             if(!data0[0] && data0_d[0]) begin
120                 data1 <= 32'h0000_0000;
121                 data2 <= 32'h0000_0000;
122             end else begin
123                 data0 <= pslverr_w ? data0 : data0_next;
124                 data1 <= data1_next;
125                 data2 <= data2_next;
126                 data3 <= data3_next;
127                 data4 <= data4_next;
128                 data5 <= data5_next;
129                 data7 <= data7_next;
130             end
131         end
132     end
133
134
135 // =====
136 // READ LOGIC
137 // =====
138
139     always @(posedge clk or negedge rst_n) begin
140         if(!rst_n) begin
141             rdata <= 32'h0000_0000;
142         end else begin
143             rdata <= 32'h0000_0000;
144
145             if (rd_en) begin
146                 case(addr)
147                     12'h000 : rdata <= data0;
148                     12'h004 : rdata <= data1;
149                     12'h008 : rdata <= data2;
150                     12'h00C : rdata <= data3;

```

```

144         if (rd_en) begin
145             case(addr)
146                 12'h000 : rdata <= data0;
147                 12'h004 : rdata <= data1;
148                 12'h008 : rdata <= data2;
149                 12'h00C : rdata <= data3;
150                 12'h010 : rdata <= data4;
151                 12'h014 : rdata <= data5;
152                 12'h018 : rdata <= data6;
153                 12'h01C : rdata <= data7;
154                 default : rdata <= 32'h0;
155             endcase
156         end
157     end
158
159
160
161
162
163 // =====
164 // TIMER CLOCK DIVIDER LOGIC
165 // =====
166
167     assign cnt_rst = !data0[0] || !data0[1] || (int_cnt == ((1 << data0[11:8]) - 1));
168
169     assign count_en_pre = thcr_halt_reg ? 1'b0 : (
170         (!data0[1] & data0[0]) || (data0[11:8] != 0 && data0[1] && data0[0] && (int_cnt == ((1 << data0[11:8]) - 1)))
171         || (data0[11:8] == 0 && data0[1] && data0[0]));
172
173     assign int_cnt_0 = cnt_rst ? 8'h0 : int_cnt +1;
174     assign int_cnt_pre = thcr_halt_reg ? int_cnt : int_cnt_0;
175
176     always@(posedge clk or negedge rst_n) begin
177         if(!rst_n) begin
178             int_cnt <= 8'h0;
179             count_en <= 1'b0;
180         end else begin
181             int_cnt <= int_cnt_pre;
182             count_en <= count_en_pre;
183         end
184     end
185
186     assign counter_64bit = count_en ? {data2, data1} +1 : {data2, data1};
187
188 // =====
189 // COMPARE LOGIC && INTERRUPT OUTPUT
190 // =====
191
192     always@(*) begin
193         pslverr_w = pslverr;
194         timer_int = data5[0] && data6[0];
195     end

```

```

177         if(!rst_n) begin
178             int_cnt <= 8'h0;
179             count_en <= 1'b0;
180         end else begin
181             int_cnt <= int_cnt_pre;
182             count_en <= count_en_pre;
183         end
184     end
185
186     assign counter_64bit = count_en ? {data2, data1} +1 : {data2, data1};
187
188 // =====
189 // COMPARE LOGIC && INTERRUPT OUTPUT
190 // =====
191
192     always@(*) begin
193         pslverr_w = pslverr;
194         timer_int = data5[0] && data6[0];
195     end
196
197     assign tri_condition = (data3 == data1) && (data4 == data2);
198
199
200 // =====
201 // INTERRUPT STATUS REGISTER (data6[0])
202 // =====
203     always@(posedge clk or rst_n) begin
204         if(!rst_n) begin
205             data6[0] <= 1'b0;
206         end else begin
207             if(tri_condition) begin
208                 data6[0] <= 1'b1;
209             end else if(wr_en && (addr == 12'h018) && wstrb[0] && wdata[0] && data6[0]) begin
210                 data6[0] <= 1'b0;
211             end
212         end
213     end
214
215
216
217 // =====
218 // HALT CONTROL IN DEBUG MODE
219 // =====
220     assign thcr_halt_reg_pre = debug_mode && data7_next[0];
221
222     always@(posedge clk or negedge rst_n) begin
223         if(!rst_n) begin
224             thcr_halt_reg <= 1'b0;
225         end else begin
226             thcr_halt_reg <= thcr_halt_reg_pre;
227         end
228     end
229
230 endmodule
231

```

Test bench and Test Case

```
1 module test_bench;
2
3     reg sys_clk;
4     reg sys_rst_n;
5
6     reg tim_psel;
7     reg tim_pwrite;
8     reg tim_penable;
9     reg [11:0] tim_paddr;
10    reg [31:0] tim_pwdata;
11    reg [3:0] tim_pstrb;
12    reg dbg_mode;
13    integer err;
14
15    wire [31:0] tim_prdata;
16    wire tim_pready;
17    wire tim_pslverr;
18    wire tim_int;
19
20    timer_top dut (
21        .sys_clk(sys_clk),
22        .sys_rst_n(sys_rst_n),
23        .tim_psel(tim_psel),
24        .tim_pwrite(tim_pwrite),
25        .tim_penable(tim_penable),
26        .tim_paddr(tim_paddr),
27        .tim_pwdata(tim_pwdata),
28        .tim_pstrb(tim_pstrb),
29        .dbg_mode(dbg_mode),
30        .tim_prdata(tim_prdata),
31        .tim_pready(tim_pready),
32        .tim_pslverr(tim_pslverr),
33        .tim_int(tim_int)
34    );
35
36    `include "run_test.v"
37
38    initial begin
39        sys_clk = 0;
40        forever #25 sys_clk = ~sys_clk;
41    end
42
43
44    initial begin
45
46        $display("\n");
```

```

45
46         $display("\n");
47         $display("=====");
48         $display("      Timer Top Testbench      ");
49         $display("=====");
50
51         initialize();
52         err = 0;
53         #100;
54         run_test();
55         #100;
56         if(err == 0 )
57             $display("\nTest_result PASSED");
58         else
59             $display("\nTest_result FAILED");
60         #100;
61         $finish;
62     end
63
64     task initialize;
65     begin
66
67         sys_rst_n = 0;
68         #30;
69         sys_rst_n = 1;
70         #10;
71
72         tim_psel = 0;
73         tim_pwrite = 0;
74         tim_penable = 0;
75         tim_paddr = 12'h0;
76         tim_pwdata = 32'h0;
77         tim_pstrb = 4'h0;
78         dbg_mode = 0;
79
80         #20;
81     end
82 endtask
83
84
85     task apb_write_register;
86
87         input [11:0] address;
88         input [31:0] data;
89         input [3:0] strobe;
90         begin

```

```
88          input [31:0] data;
89          input [3:0] strobe;
90      begin
91          @(posedge sys_clk);
92          #1;
93          tim_psel = 1;
94          tim_pwrite = 1;
95          tim_penable = 0;
96          tim_paddr = address;
97          tim_pwdata = data;
98          tim_pstrb = strobe;
99
100         @(posedge sys_clk);
101        #1;
102        tim_penable = 1;
103
104        wait(tim_pready == 1);
105        @(posedge sys_clk);
106        #1;
107        tim_psel = 0;
108        tim_pwrite = 0;
109        tim_penable = 0;
110        tim_paddr = 12'h0;
111        tim_pwdata = 32'h0;
112        tim_pstrb = 4'h0;
113        #10;
114    end
115  endtask
116
```

```
116
117
118
119     task apb_write_register_div_val;
120
121         input [11:0] address;
122         input [31:0] data;
123         input [3:0] strobe;
124         input [3:0] i;
125
126         begin
127             @(posedge sys_clk);
128             #1;
129             tim_psel = 1;
130             tim_pwrite = 1;
131             tim_penable = 0;
132             tim_paddr = address;
133             tim_pwdata = {20'h0,i,6'h0,data[1:0]};
134             tim_pstrb = strobe;
135
136             @(posedge sys_clk);
137             #1;
138             tim_penable = 1;
139
140             wait(tim_pready == 1);
141             @(posedge sys_clk);
142             #1;
143             tim_psel = 0;
144             tim_pwrite = 0;
145             tim_penable = 0;
146             tim_paddr = 12'h0;
147             tim_pwdata = 32'h0;
148             tim_pstrb = 4'h0;
149             #10;
150         end
151     endtask
```

```

152
153     task apb_write_register_err;
154
155         input [11:0] address;
156         input [31:0] data;
157         input [3:0] strobe;
158         input penable;
159         input psel;
160
161         begin
162             @(posedge sys_clk);
163             #1;
164             tim_psel = psel;
165             tim_pwrite = 1;
166             tim_penable = 0;
167             tim_paddr = address;
168             tim_pwddata = data;
169             tim_pstrb = strobe;
170
171             @(posedge sys_clk);
172             #1;
173             tim_penable = penable;
174             $display("write data : 32'h%h with wrong protocol",data);
175
176             // wait(tim_pready == 1);
177             repeat(5)@(posedge sys_clk);
178             #1;
179             tim_psel = 0;
180             tim_pwrite = 0;
181             tim_penable = 0;
182             tim_paddr = 12'h0;
183             tim_pwddata = 32'h0;
184             tim_pstrb = 4'h0;
185             #10;
186         end
187     endtask
188

```

```
189
190     task apb_read_register;
191         input [11:0] address;
192         output [31:0] read_data;
193         begin
194             @(posedge sys_clk);
195             #1;
196             tim_psel = 1;
197             tim_pwrite = 0;
198             tim_penable = 0;
199             tim_paddr = address;
200
201             @(posedge sys_clk);
202             #1;
203             tim_penable = 1;
204
205             wait (tim_pready == 1);
206             #1;
207             read_data = tim_prdata;
208
209             @(posedge sys_clk);
210             #1;
211             tim_psel = 0;
212             tim_pwrite = 0;
213             tim_penable = 0;
214             tim_paddr = 12'h0;
215             #10;
216         end
217     endtask
218
```

```

219      task app_read_register_err;
220          input [11:0] address;
221          output [31:0] read_data;
222          input penable;
223          input psel;
224          begin
225              @(posedge sys_clk);
226              #1;
227              tim_psel = psel;
228              tim_pwrite = 0;
229              tim_penable = 0;
230              tim_paddr = address;
231
232              @(posedge sys_clk);
233              #1;
234              tim_penable = penable;
235              $display("read data with wrong protocol");
236
237              // wait (tim_pready == 1);
238              #1;
239              read_data = tim_prdata;
240
241              repeat(5)@(posedge sys_clk);
242              #1;
243              tim_psel = 0;
244              tim_pwrite = 0;
245              tim_penable = 0;
246              tim_paddr = 12'h0;
247              #10;
248
249          end
250      endtask
251
252
253      task check_result;
254          input [31:0] expected;
255          input [31:0] actual;
256          begin
257              if(expected == actual) begin
258                  $display("pass: expected = 32'h%h, actual = 32'h%h",expected, actual);
259              end else begin
260                  $display("error: expected = 32'h%h, actual = 32'h%h",expected, actual);
261                  err = err +1;
262              end
263          end
264      endtask
265
266      task check_signal;
267          input expected;
268          input actual;
269          begin
270              if(expected == actual) begin
271                  $display("pass: expected = %h, actual = %h",expected, actual);
272              end else begin
273                  $display("error: expected = %h, actual = %h",expected, actual);
274                  err = err +1;
275              end
276          end
277      endtask
278

```

```

278
279     task check_pslverr;
280
281         input [11:0] address;
282         input [31:0] data;
283         input [3:0] strobe;
284         input [3:0] i;
285
286         begin
287             @(posedge sys_clk);
288             #1;
289             tim_psel = 1;
290             tim_pwrite = 1;
291             tim_penable = 0;
292             tim_paddr = address;
293             tim_pwdata = {20'h0,i,6'h0,data[1],data[0]};
294             tim_pstrb = strobe;
295
296             @(posedge sys_clk);
297             #1;
298             tim_penable = 1;
299             #1;
300             if(tim_pslverr == 1 )begin
301                 $display("-----");
302                 $display(" PASSED: tim_pslverr is asserted. tim_pslverr = %d",tim_pslverr);
303                 $display("-----");
304             end else begin
305                 $display("-----");
306                 $display(" FAIL: tim_pslverr does not asserted. tim_pslverr = %d",tim_pslverr );
307                 $display("-----");
308             end
309             err = err + 1;
310         end
311         wait(tim_pready == 1);
312         @(posedge sys_clk);
313         #1;
314         tim_psel = 0;
315         tim_pwrite = 0;
316         tim_penable = 0;
317         tim_paddr = 12'h0;
318         tim_pwdata = 32'h0;
319         tim_pstrb = 4'h0;
320         #10;
321     end
322 endtask

```

```
323
324     task check_pready;
325
326         input [11:0] address;
327         input [31:0] data;
328         input [3:0] strobe;
329         input write;
330         input signal;
331     begin
332         @(posedge sys_clk);
333         #1;
334         tim_psel = 1;
335         tim_pwrite = write;
336         tim_penable = 0;
337         tim_paddr = address;
338         tim_pwdata = data;
339         tim_pstrb = strobe;
340
341         @(posedge sys_clk);
342         #1;
343         tim_penable = 1;
344
345         @(posedge sys_clk);
346         #1;
347         check_signal(signal ,tim_pready);
348
349
350         @(posedge sys_clk);
351         #1;
352         tim_psel = 0;
353         tim_pwrite = 0;
354         tim_penable = 0;
355         tim_paddr = 12'h0;
356         tim_pwdata = 32'h0;
357         tim_pstrb = 4'h0;
358         #10;
359     end
360 endtask
361 ---
```

```

363
364     task check_timer_count;
365
366         input [11:0] address;
367         input [31:0] data;
368         input [3:0] strobe;
369         input [3:0] n;
370
371         reg [63:0] data_before, data_after;
372
373     begin
374         @(posedge sys_clk);
375         #1;
376         tim_psel = 1;
377         tim_pwrite = 1;
378         tim_penable = 0;
379         tim_paddr = address;
380         tim_pwdata = data;
381         tim_pstrb = strobe;
382
383         @(posedge sys_clk);
384         #1;
385         tim_penable = 1;
386
387         wait(tim_pready == 1);
388
389         #1;
390         repeat(2**n)@(posedge sys_clk);
391         #1;
392         data_before = dut.register.counter_64bit;
393
394         @(posedge sys_clk);
395         #1;
396         repeat(2**n)@(posedge sys_clk);
397         data_after = dut.register.counter_64bit;
398         #1;
399
400         if(data_after == data_before +1) begin
401             $display("Pass, before = 32'h%h, after = 32'h%h", data_before, data_after);
402         end else begin
403             $display("Error, before = 32'h%h, after = 32'h%h", data_before, data_after);
404             err = err +1;
405         end
406
407         #1;
408         data_before = data_after;
409
410         repeat(2**n)@(posedge sys_clk);
411         data_after = dut.register.counter_64bit;
412         #1;
413         if(data_after == data_before +1) begin
414             $display("Pass, before = 32'h%h, after = 32'h%h", data_before, data_after);
415         end else begin
416             $display("Error, before = 32'h%h, after = 32'h%h", data_before, data_after);
417
418         @(posedge sys_clk);
419         #1;
420         tim_psel = 0;
421         tim_pwrite = 0;
422         tim_penable = 0;
423         tim_paddr = 12'h0;
424         tim_pwdata = 32'h0;
425         tim_pstrb = 4'h0;
426         data_after = 0;
427         data_before = 0;
428         #10;
429
430     end
431 endtask

```

```

433
434     task check_int;
435
436         input [11:0] address;
437         input [31:0] data;
438         input [3:0] strobe;
439         input signal;
440     begin
441         @(posedge sys_clk);
442         #1;
443         tim_psel = 1;
444         tim_pwrite = 1;
445         tim_penable = 0;
446         tim_paddr = address;
447         tim_pwdata = data;
448         tim_pstrb = strobe;
449
450         @(posedge sys_clk);
451         #1;
452         tim_penable = 1;
453
454         wait(tim_pready == 1);
455         repeat(16)@(posedge sys_clk);
456         #1;
457
458         check_signal(signal ,tim_pready);
459         check_signal(signal, dut.register.data6[0]);
460
461         @(posedge sys_clk);
462         #1;
463         tim_psel = 0;
464         tim_pwrite = 0;
465         tim_penable = 0;
466         tim_paddr = 12'h0;
467         tim_pwdata = 32'h0;
468         tim_pstrb = 4'h0;
469         #10;
470     end
471 endtask

```

```
474     task check_halt_reg;
475         input [11:0] address;
476         input [31:0] data;
477         input [3:0] strobe;
478         input signal;
479         input [31:0] read_data;
480         begin
481             @(posedge sys_clk);
482             #1;
483             tim_psel = 1;
484             tim_pwrite = 1;
485             tim_penable = 0;
486             tim_paddr = address;
487             tim_pwdata = data;
488             tim_pstrb = strobe;
489
490             @(posedge sys_clk);
491             #1;
492             tim_penable = 1;
493
494             @(posedge sys_clk);
495             #1;
496             if(read_data +1 == dut.register.data1) begin
497                 $display("Pass, before = %h, after = %h", read_data, dut.register.data1);
498             end else begin
499                 $display("Error, before =%h, after =%h", read_data, dut.register.data1 );
500             end
501             #1;
502
503             check_signal(signal ,dut.register.data7[0]);
504             check_signal(signal, dut.register.data7[1]);
505
506
507             @(posedge sys_clk);
508             #1;
509             tim_psel = 0;
510             tim_pwrite = 0;
511             tim_penable = 0;
512             tim_paddr = 12'h0;
513             tim_pwdata = 32'h0;
514             tim_pstrb = 4'h0;
515             #10;
516
517         end
518     endtask
519 endmodule
```

Test case:

```

1 task run_test();
2     reg [31:0]  read_data;
3     begin
4         $display("=====");
5         $display("== Check APB Multi-access ==");
6         $display("=====");
7
8         //multiple APB access
9         $display("multiple APB access");
10        $display("write TDR0 & write TDR1");
11        @(posedge test_bench.sys_clk);
12        #1;
13
14        test_bench.tim_psel = 1;
15        test_bench.tim_pwrite = 1;
16        test_bench.tim_penable = 0;
17        test_bench.tim_paddr = 12'h004;
18        test_bench.tim_pwddata = 32'h3333_3333;
19        test_bench.tim_pstrb = 4'ffff;
20
21        @(posedge test_bench.sys_clk);
22        #1;
23        test_bench.tim_penable = 1 ;
24
25        wait( tim_pready == 1);
26        @(posedge test_bench.sys_clk);
27        #1;
28
29        test_bench.tim_psel = 1;
30        test_bench.tim_pwrite = 1;
31        test_bench.tim_penable = 0;
32        test_bench.tim_paddr = 12'h008;
33        test_bench.tim_pwddata = 32'h5555_5555;
34        test_bench.tim_pstrb = 4'ffff;
35
36
37        @(posedge test_bench.sys_clk);
38        #1;
39        test_bench.tim_penable = 1 ;
40
41        wait( tim_pready == 1);
42        @(posedge test_bench.sys_clk);
43        #1;
44
45        test_bench.tim_psel = 0;

```

```

46     test_bench.tim_psel = 0;
47     test_bench.tim_pwrite = 0;
48     test_bench.tim_penable = 0;
49     test_bench.tim_paddr = 12'h000;
50     test_bench.tim_pwdata = 32'h0;
51     test_bench.tim_pstrb = 4'h0;
52
53
54     //normal read
55     $display("normal read");
56     test_bench.apb_read_register(12'h004, read_data);
57     test_bench.check_result(32'h3333_3333, read_data);
58
59     test_bench.apb_read_register(12'h008, read_data);
60     test_bench.check_result(32'h5555_5555, read_data);
61
62     //normal write
63     $display("normal write");
64     test_bench.apb_write_register(12'h004, 32'h1111_1111, 4'b1111);
65     test_bench.apb_write_register(12'h008, 32'h2222_2222, 4'b1111);
66
67     //multiple read
68     $display("multiple read");
69     @(posedge test_bench.sys_clk);
70     #1;
71     test_bench.tim_psel = 1;
72     test_bench.tim_paddr = 12'h004;
73     @(posedge test_bench.sys_clk);
74     #1;
75     test_bench.tim_penable = 1 ;
76
77     wait( tim_pready == 1);
78     #1;
79     read_data = tim_prdata;
80     test_bench.check_result(32'h1111_1111,read_data);
81
82     @(posedge test_bench.sys_clk);
83     #1;
84     test_bench.tim_penable = 0 ;
85     test_bench.tim_paddr = 12'h008;
86     @(posedge test_bench.sys_clk);
87     #1;
88     test_bench.tim_penable = 1 ;
89     wait( tim_pready == 1);
90     #1;
91     read_data = tim_prdata;

```

```
81      @(posedge test_bench.sys_clk);
82      #1;
83      test_bench.tim_penable = 0 ;
84      test_bench.tim_paddr = 12'h008;
85      @(posedge test_bench.sys_clk);
86      #1;
87      test_bench.tim_penable = 1 ;
88      wait( tim_pready == 1);
89      #1;
90      read_data = tim_prdata;
91      test_bench.check_result(32'h2222_2222,read_data);
92
93
94      @(posedge test_bench.sys_clk);
95      #1;
96      test_bench.tim_psel = 0;
97      test_bench.tim_penable = 0 ;
98      test_bench.tim_paddr = 12'h000;
99
100
101    end
102
103
104 endtask
```

```
1 task run_test();
2 begin
3     $display("===== check_apb_pready =====");
4
5     #100;
6     test_bench.sys_rst_n = 1'b0;
7     #100;
8     @(posedge test_bench.sys_clk);
9     #1;
10    test_bench.sys_rst_n = 1'b1;
11
12
13    #10;
14    test_bench.check_pready(12'h000, 32'h0000_0003, 4'b1111, 1'b0, 1'b1);
15
16    #10;
17    test_bench.check_pready(12'h004, 32'h0000_0003, 4'b1111, 1'b1, 1'b1);
18
19    #10;
20    test_bench.check_pready(12'h008, 32'h0000_0005, 4'b1111, 1'b0, 1'b1);
21
22    #10;
23    test_bench.check_pready(12'h00C, 32'h0000_0002, 4'b1111, 1'b1, 1'b1);
24
25    #10;
26    test_bench.check_pready(12'h010, 32'h5A5A_5A5A, 4'b1111, 1'b0, 1'b1);
27
28    #20;
29    $display("Test pready completed\n");
30
31
32    #100;
33    test_bench.sys_rst_n = 1'b0;
34    #100;
35    @(posedge test_bench.sys_clk);
36    #1;
37    test_bench.sys_rst_n = 1'b1;
38 end
39
40
41 endtask
42
43
```

```
1 task run_test();
2     reg [31:0] read_data;
3     begin
4         err = 0;
5         $display("=====");
6         $display("== Check APB Protocol ==");
7         $display("=====");
8
9         //normal APB
10        $display("\nNormal APB ");
11        test_bench.apb_write_register(12'h004, 32'hffff_ffff, 4'b1111);
12        test_bench.apb_read_register(12'h004, read_data);
13        test_bench.check_result(32'hffff_ffff, read_data);
14
15        //write wrong protocol
16        $display("\nPenable does not assert & Psel assert");
17        test_bench.apb_write_register_err(12'h004, 32'h5555_5555, 4'b1111, 0,1);
18        //read wrong protocol
19        test_bench.apb_read_register_err(12'h004, read_data,0,1);
20        test_bench.check_result(32'h0000_0000,read_data);
21
22        //read right protocol
23        test_bench.apb_read_register(12'h004, read_data);
24        test_bench.check_result(32'hffff_ffff,read_data);
25
26
27        //write wrong protocol
28        $display("\nPsel does not assert & Penable assert");
29        test_bench.apb_write_register_err(12'h004, 32'h3333_3333, 4'b1111, 1,0);
30        //read wrong protocol
31        test_bench.apb_read_register_err(12'h004, read_data,1,0);
32        test_bench.check_result(32'h0000_0000,read_data);
33
34        //read right protocol
35        test_bench.apb_read_register(12'h004, read_data);
36        test_bench.check_result(32'hffff_ffff,read_data);
37
38
39    end
40
41
42 endtask
```

```

1 task run_test();
2     reg [31:0] read_data;
3     integer i;
4     begin
5         $display("=====");
6         $display("== Check Pslverr =====");
7         $display("=====");
8
9         #100;
10        test_bench.sys_rst_n = 1'b0;
11        #100;
12        @(posedge test_bench.sys_clk);
13        #1;
14        test_bench.sys_rst_n = 1'b1;
15
16        $display("\n==== Write div_val >= 9, timer_en = 0, div_en =0 =====");
17
18
19        for(i = 9; i <16; i = i+1) begin
20            $display("\n===== Check at div_val =%d =====",i);
21            test_bench.check_pslverr(12'h000, 32'h0000_0000, 4'b1111,i);
22
23        end
24
25        test_bench.apb_write_register(12'h000, 32'h0000_0102, 4'b1111);
26        test_bench.apb_write_register(12'h000, 32'h0000_0103, 4'b1111);
27
28
29        $display("\n==== Write div_en = 1 when timer_en = 1,div_val = 1 =====");
30
31        test_bench.check_pslverr(12'h000, 32'h0000_0903, 4'b1111,9);
32        test_bench.apb_write_register(12'h000, 32'h0000_0102, 4'b1111);
33
34
35 // div_val <= 8;
36        test_bench.apb_write_register(12'h000, 32'h0000_0003, 4'b1111);
37        $display("\n==== Write div_val <= 8 ,div_en = 1 when timer_en = 1=====");
38
39
40        for(i = 1; i <9; i = i+1) begin
41            $display("\n===== Check at div_val =%d =====",i);
42
43            test_bench.check_pslverr(12'h000, 32'h0000_0003, 4'b1111,i);
44
45        end
46

```

```
34 // div_val <= 8;
35     test_bench.apb_write_register(12'h000, 32'h0000_0003, 4'b1111);
36     $display("\n===== Write div_val <= 8 ,div_en = 1 when timer_en = 1 =====");
37
38
39     for(i = 1; i <9; i = i+1) begin
40         $display("\n===== Check at div_val =%d =====",i);
41
42         test_bench.check_pslverr(12'h000, 32'h0000_0003, 4'b1111,i);
43
44     end
45
46
47 // div_val >= 9;
48     test_bench.apb_write_register(12'h000, 32'h0000_0002, 4'b1111);
49
50     $display("\n===== Write div_val >= 9, timer_en = 1, div_en =1 =====");
51
52     for(i = 9; i <16; i = i+1) begin
53         $display("\n===== Check at div_val =%d =====",i);
54
55         test_bench.check_pslverr(12'h000, 32'h0000_0003, 4'b1111,i);
56
57     end
58
59 end
60
61
62 endtask
```

```

1 task run_test();
2     reg [31:0] read_data;
3 begin
4     $display("=====");
5     $display("== Check : APB Un-aligned ==");
6     $display("=====");
7
8     //normal APB
9     test_bench.apb_write_register(12'h004, 32'hAAAA_AAAA, 4'b1111);
10    test_bench.apb_read_register(12'h004, read_data);
11    test_bench.check_result(32'hAAAA_AAAA, read_data);
12
13
14     //un-aligned
15     $display("\n===== un-aligned =====");
16     $display("write & read at address: 12'h005");
17     test_bench.apb_write_register(12'h005, 32'hAAAA_AAAA, 4'b1111);
18     test_bench.apb_read_register(12'h005, read_data);
19     test_bench.check_result(32'h0000_0000, read_data);
20     test_bench.apb_read_register(12'h004, read_data);
21     test_bench.check_result(32'hAAAA_AAAA, read_data);
22
23
24     //un-aligned
25     $display("write & read at address: 12'h006");
26     test_bench.apb_write_register(12'h006, 32'h3333_5555, 4'b1111);
27     test_bench.apb_read_register(12'h006, read_data);
28     test_bench.check_result(32'h0000_0000, read_data);
29     test_bench.apb_read_register(12'h004, read_data);
30     test_bench.check_result(32'hAAAA_AAAA, read_data);
31
32     //un-aligned
33     $display("write & read at address: 12'h007");
34     test_bench.apb_write_register(12'h007, 32'h2222_2222, 4'b1111);
35     test_bench.apb_read_register(12'h007, read_data);
36     test_bench.check_result(32'h0000_0000, read_data);
37     test_bench.apb_read_register(12'h004, read_data);
38     test_bench.check_result(32'hAAAA_AAAA, read_data);
39
40 end
41
42
43 endtask

```

```

1
2 task run_test();
3     reg [31:0] read_data;
4     integer i;
5 begin
6
7     $display("===== =====");
8     $display("===== Check counter couting =====");
9     $display("===== =====");
10
11
12     $display("===== Set counter_64bit =====");
13     test_bench.apb_write_register(12'h004, 32'hffff_fff0, 4'b1111);
14     test_bench.apb_write_register(12'h008, 32'hffff_ffff, 4'b1111);
15
16     $display("===== Check timer_en =1, timer_en = 0 =====");
17     test_bench.apb_write_register(12'h000, 32'h0000_0001, 4'b1111);
18     #1
19     $display(" cnt value: 64'h%h",test_bench.dut.register.counter_64bit);
20     $display("===== Wait finish 15 cycles =====");
21     repeat(14)@(posedge test_bench.sys_clk);
22     #1
23     if(test_bench.dut.register.counter_64bit == 64'hffff_ffff_ffff_ffff)
24         $display("PASS: Counter reach 64'hffff_ffff_ffff_ffff");
25     else
26         $display("Fail: Counter not reach 64'hffff_ffff_ffff_ffff");
27
28
29     $display("===== Clear TCR =====");
30     test_bench.apb_write_register(12'h000, 32'h0000_0000, 4'b1111);
31     #1;
32
33
34
35     $display("===== Set counter_64bit =====");
36     test_bench.apb_write_register(12'h004, 32'hffff_fff0, 4'b1111);
37     test_bench.apb_write_register(12'h008, 32'hffff_ffff, 4'b1111);
38
39     $display("===== Check timer_en =1, timer_en = 1, div_val = 0 =====");
40     test_bench.apb_write_register(12'h000, 32'h0000_0003, 4'b1111);
41     #1
42     $display(" cnt value: 64'h%h",test_bench.dut.register.counter_64bit);
43     $display("===== Wait finish 15 cycles =====");
44     repeat(14)@(posedge test_bench.sys_clk);
45     #1
46     if(test_bench.dut.register.counter_64bit == 64'hffff_ffff_ffff_ffff)

```

```

41      #1
42      $display(" cnt value: 64'h%h",test_bench.dut.register.counter_64bit);
43      $display("===== Wait finish 15 cycles =====");
44      repeat(14)@(posedge test_bench.sys_clk);
45      #1
46      if(test_bench.dut.register.counter_64bit == 64'hffff_ffff_ffff_ffff)
47          $display("PASS: Counter reach 64'hffff_ffff_ffff_ffff");
48      else
49          $display("Fail: Counter not reach 64'hffff_ffff_ffff_ffff");
50
51      $display("===== Clear TCR =====");
52      test_bench.apb_write_register(12'h000, 32'h0000_0002, 4'b1111);
53      #1;
54
55
56
57      for (i =1 ;i <9; i =i+1) begin
58          $display("===== Set counter_64bit =====");
59          test_bench.apb_write_register(12'h004, 32'hffff_fff0, 4'b1111);
60          test_bench.apb_write_register(12'h008, 32'hffff_ffff, 4'b1111);
61
62
63          $display("===== Check timer_en =1, timer_en = 1, div_val = %d =====", i);
64          test_bench.apb_write_register_div_val(12'h000, 32'h0000_0003, 4'b1111, i);
65          #1;
66          $display(" cnt value: 64'h%h",test_bench.dut.register.counter_64bit);
67          $display("===== Wait finish 15 cycles =====");
68          repeat(((1<i)*15-1)@(posedge test_bench.sys_clk);
69          #1
70          if(test_bench.dut.register.counter_64bit == 64'hffff_ffff_ffff_ffff)
71              $display("PASS: Counter reach 64'hffff_ffff_ffff_ffff");
72          else
73              $display("Fail: Counter not reach 64'hffff_ffff_ffff_ffff");
74
75          $display("===== Clear TCR =====");
76          test_bench.apb_write_register_div_val(12'h000, 32'h0000_0002, 4'b1111, i);
77          #10;
78      end
79
80      for (i =1 ;i <9; i =i+1) begin
81          $display("===== Set counter_64bit =====");
82          test_bench.apb_write_register(12'h004, 32'hffff_ffff, 4'b1111);
83          test_bench.apb_write_register(12'h008, 32'hffff_ffff, 4'b1111);
84
85

```

```

85
86     $display("===== Check timer_en =1, timer_en = 1, div_val = %d =====", i);
87     test_bench.apb_write_register_div_val(12'h0000, 32'h0000_0003, 4'b1111, i);
88     #1;
89     $display(" cnt value: 64'h%h", test_bench.dut.register.counter_64bit);
90     $display("===== Wait finish max cycles =====");
91     repeat(2**i -1)@(posedge test_bench.sys_clk);
92         #1
93     if(test_bench.dut.register.counter_64bit == 64'h0000_0000_0000_0000)
94         $display("PASS: Counter reach 64'h0000_0000_0000_0000");
95     else begin
96         $display("Fail: Counter not reach 64'h0000_0000_0000_0000");
97         test_bench.err = test_bench.err +1;
98     end
99
100    $display("===== Clear TCR =====");
101    test_bench.apb_write_register_div_val(12'h0000, 32'h0000_0002, 4'b1111, i);
102    #10;
103
104    end
105
106    end
107 endtask

```

```

1 task run_test();
2
3     begin
4         $display("===== Check_cnt_ctrl_chk =====");
5
6         #10;
7         $display("\n ----- div_val = 0 ,div_en = 0 -----");
8         test_bench.check_timer_count(12'h000, 32'h0000_0001, 4'b1111, 4'h0);
9         #10;
10        test_bench.apb_write_register(12'h000, 32'h0000_0000, 4'b1111);
11
12
13
14        #10;
15        $display("\n ----- div_val = 0 ,div_en = 1 -----");
16        test_bench.check_timer_count(12'h000, 32'h0000_0003, 4'b1111, 4'h0);
17        #10;
18        test_bench.apb_write_register(12'h000, 32'h0000_0002, 4'b1111);
19
20        #10;
21        $display("\n ----- div_val = 1 ,div_en = 1 -----");
22        test_bench.check_timer_count(12'h000, 32'h0000_0103, 4'b1111, 4'h1);
23        #10;
24        test_bench.apb_write_register(12'h000, 32'h0000_0102, 4'b1111);
25
26
27        #10;
28        $display("\n ----- div_val = 2 ,div_en = 1 -----");
29        test_bench.check_timer_count(12'h000, 32'h0000_0203, 4'b1111, 4'h2);
30        #10;
31        test_bench.apb_write_register(12'h000, 32'h0000_0202, 4'b1111);
32
33
34
35        #10;
36        $display("\n ----- div_val = 3 ,div_en = 1 -----");
37        test_bench.check_timer_count(12'h000, 32'h0000_0303, 4'b1111, 4'h3);
38        #10;
39        test_bench.apb_write_register(12'h000, 32'h0000_0302, 4'b1111);
40
41
42        #10;
43        $display("\n ----- div_val = 4 ,div_en = 1 -----");
44        test_bench.check_timer_count(12'h000, 32'h0000_0403, 4'b1111, 4'h4);
45        #10;
46        test_bench.apb_write_register(12'h000, 32'h0000_0402, 4'b1111);

```

```

47
48
49      #10;
50      $display("\n ----- div_val = 5 ,div_en = 1 -----");
51      test_bench.check_timer_count(12'h000, 32'h0000_0503, 4'b1111, 4'h5);
52      #10;
53      test_bench.apb_write_register(12'h000, 32'h0000_0502, 4'b1111);
54
55
56      #10;
57      $display("\n ----- div_val = 6 ,div_en = 1 -----");
58      test_bench.check_timer_count(12'h000, 32'h0000_0603, 4'b1111, 4'h6);
59      #10;
60      test_bench.apb_write_register(12'h000, 32'h0000_0602, 4'b1111);
61
62
63      #10;
64      $display("\n ----- div_val = 7 ,div_en = 1 -----");
65      test_bench.check_timer_count(12'h000, 32'h0000_0703, 4'b1111, 4'h7);
66      #10;
67      test_bench.apb_write_register(12'h000, 32'h0000_0702, 4'b1111);
68
69
70      #10;
71      $display("\n ----- div_val = 8 ,div_en = 1 -----");
72      test_bench.check_timer_count(12'h000, 32'h0000_0803, 4'b1111, 4'h8);
73      #10;
74      test_bench.apb_write_register(12'h000, 32'h0000_0802, 4'b1111);
75
76
77
78      #100;
79      test_bench.sys_rst_n = 1'b0;
80      #100;
81      @(posedge test_bench.sys_clk);
82      #1;
83      sys_rst_n = 1'b1;
84
85      $display(" Check_cnt_ctrl_chk completed\n");
86      end
87  endtask
88

```

```

1 task run_test();
2   reg [31:0] read_data;
3   reg [63:0] data_before, data_after;
4
5 begin
6
7   #100;
8   test_bench.sys_rst_n = 1'b0;
9   #100;
10  @(posedge test_bench.sys_clk);
11  #1;
12  test_bench.sys_rst_n = 1'b1;
13
14
15  $display("=====");
16  $display("===== Check: Cnt Halt Check =====");
17  $display("=====");
18
19
20  $display("\n===== No Debug mode =====");
21  $display("\n===== Check halt_req = 1, halt_status = 0 =====");
22
23  test_bench.dbg_mode = 0;
24  test_bench.apb_write_register(12'h01C, 32'h0000_0001, 4'b1111);
25  test_bench.apb_write_register(12'h000, 32'h0000_0001, 4'b1111);
26
27
28  if(test_bench.dut.register.data7[0] == 1 )begin
29    $display("-----");
30    $display(" PASSED: halt_req is asserted. halt_req= %d",test_bench.dut.register.data7[0]);
31    $display("-----");
32  end else begin
33    $display("-----");
34    $display(" FAIL: halt_req does not asserted. halt_req= %d",test_bench.dut.register.data7[0]);
35    $display("-----");
36    test_bench.err = test_bench.err + 1;
37  end
38
39 //  Check halt_status = 0
40  test_bench.apb_read_register(12'h01C, read_data);
41  test_bench.check_result(32'h0000_0001, read_data);
42
43  if(test_bench.dut.register.thcr_halt_reg_pre == 0 )begin
44    $display("-----");
45    $display(" PASSED: halt_status does not asserted. halt_status= %d",test_bench.dut.register.thcr_halt_reg_pre );
46    $display("-----");

```

```

46          $display("-----");
47      end else begin
48          $display("-----");
49          $display(" FAIL: halt_status is asserted. halt_status= %d",test_bench.dut.register.thcr_halt_reg_pre );
50          $display("-----");
51          test_bench.err = test_bench.err + 1;
52      end
53
54
55      $display("\n===== Check counter while non halt =====");
56
57      repeat(5) @(posedge test_bench.sys_clk);
58      #1;
59      data_before = test_bench.dut.register.counter_64bit;
60      @(posedge test_bench.sys_clk);
61      #1;
62      data_after = test_bench.dut.register.counter_64bit;
63      if(data_after == data_before +1) begin
64          $display("Pass, before = 32'h%h, after = 32'h%h", data_before, data_after);
65      end else begin
66          $display("Error, before = 32'h%h, after = 32'h%h", data_before, data_after);
67          test_bench.err = test_bench.err +1;
68      end
69
70      test_bench.apb_write_register(12'h000, 32'h0000_0000, 4'b1111);
71      test_bench.apb_write_register(12'h01C, 32'h0000_0000, 4'b1111);
72
73
74
75 // Test halt mode
76     $display("\n===== Assert Debug mode =====");
77     $display("\n===== Check halt_req = 1, halt_status = 1 =====");
78
79     test_bench.apb_write_register(12'h000, 32'h0000_0303, 4'b1111);
80     repeat(24) @(posedge test_bench.sys_clk);
81
82     test_bench.dbg_mode = 1;
83     test_bench.apb_write_register(12'h01C, 32'h0000_0001, 4'b1111);
84
85     if(test_bench.dut.register.data7[0] == 1 )begin
86         $display("-----");
87         $display(" PASSED: halt_req is asserted. halt_req= %d",test_bench.dut.register.data7[0]);
88         $display("-----");
89     end else begin
90         $display("-----");
91         $display(" FAIL: halt_req does not asserted. halt_req= %d",test_bench.dut.register.data7[0]);

```

```

90      $display("-----");
91      $display(" FAIL: halt_req does not asserted. halt_req= %d",test_bench.dut.register.data7[0]);
92      $display("-----");
93      test_bench.err = test_bench.err + 1;
94  end
95
96 // Check hatl status = 1
97 test_bench.apb_read_register(12'h01C, read_data);
98 test_bench.check_result(32'h0000_0003, read_data);
99
100 if(test_bench.dut.register.thcr_halt_reg_pre == 1 )begin
101     $display("-----");
102     $display(" PASSED: halt_status is asserted. halt_status= %d",test_bench.dut.register.thcr_halt_reg_pre );
103     $display("-----");
104 end else begin
105     $display("-----");
106     $display(" FAIL: halt_status does not asserted. halt_status= %d",test_bench.dut.register.thcr_halt_reg_pre );
107     $display("-----");
108     test_bench.err = test_bench.err + 1;
109 end
110
111
112 $display("\n===== Check counter while hatl =====");
113
114 repeat(25) @(posedge test_bench.sys_clk);
115 #1;
116 data_before = test_bench.dut.register.counter_64bit;
117 repeat(20) @(posedge test_bench.sys_clk);
118 #1;
119 data_after = test_bench.dut.register.counter_64bit;
120 if(data_after == data_before ) begin
121     $display("Pass, before = 32'h%h, after = 32'h%h", data_before, data_after);
122 end else begin
123     $display("Error, before = 32'h%h, after = 32'h%h", data_before, data_after);
124     test_bench.err = test_bench.err +1;
125 end
126
127 $display("\n===== Check counter after clear hatl =====");
128 test_bench.apb_write_register(12'h01C, 32'h0000_0000, 4'b1111);
129 test_bench.dbg_mode = 0;
130
131
132 repeat((2**3)-1) @(posedge test_bench.sys_clk);
133
134 data_after = test_bench.dut.register.counter_64bit;
135 if(data_after == data_before +1 ) begin

```

```

116     data_before = test_bench.dut.register.counter_64bit;
117     repeat(20) @(posedge test_bench.sys_clk);
118     #1;
119     data_after = test_bench.dut.register.counter_64bit;
120     if(data_after == data_before) begin
121         $display("Pass, before = 32'h%h, after = 32'h%h", data_before, data_after);
122     end else begin
123         $display("Error, before = 32'h%h, after = 32'h%h", data_before, data_after);
124         test_bench.err = test_bench.err +1;
125     end
126
127     $display("\n===== Check counter after clear hatl =====");
128     test_bench.apb_write_register(12'h01C, 32'h0000_0000, 4'b1111);
129     test_bench.dbg_mode = 0;
130
131
132     repeat((2**3)-1) @(posedge test_bench.sys_clk);
133
134     data_after = test_bench.dut.register.counter_64bit;
135     if(data_after == data_before+1) begin
136         $display("Pass, before = 32'h%h, after = 32'h%h, counter correct", data_before, data_after);
137     end else begin
138         $display("Error, before = 32'h%h, after = 32'h%h counter wrong", data_before, data_after);
139         test_bench.err = test_bench.err +1;
140     end
141     @(posedge test_bench.sys_clk);
142
143     test_bench.apb_write_register(12'h000, 32'h0000_0302, 4'b1111);
144     test_bench.apb_write_register(12'h000, 32'h0000_0303, 4'b1111);
145
146     repeat(25) @(posedge test_bench.sys_clk);
147     $display("\n===== Check change value TRC while hatl =====");
148     test_bench.dbg_mode = 1;
149     test_bench.apb_write_register(12'h01C, 32'h0000_0001, 4'b1111);
150     test_bench.apb_write_register(12'h000, 32'h0000_0302, 4'b1111);
151     test_bench.apb_write_register(12'h000, 32'h0000_0002, 4'b1111);
152     test_bench.apb_write_register(12'h000, 32'h0000_0103, 4'b1111);
153
154     #100;
155     test_bench.sys_rst_n = 1'b0;
156     #100;
157     @(posedge test_bench.sys_clk);
158     #1;
159     test_bench.sys_rst_n = 1'b1;
160   end
161 endtask

```

```

1 task run_test();
2     reg [31:0] read_data;
3     reg [63:0] data_before, data_after;
4
5 begin
6     $display("=====");
7     $display("===== Interrupt check =====");
8     $display("=====");
9
10    #100;
11    test_bench.sys_rst_n = 1'b0;
12    #100;
13    @(posedge test_bench.sys_clk);
14    #1;
15    test_bench.sys_rst_n = 1'b1;
16
17    $display("\n===== Set value TDR0, TDR1, TIER ,TRC =====");
18    test_bench.apb_write_register(12'h004, 32'hffff_ffff, 4'b1111);
19    test_bench.apb_write_register(12'h008, 32'hffff_ffff, 4'b1111);
20    test_bench.apb_write_register(12'h014, 32'h0000_0001, 4'b1111);
21    test_bench.apb_write_register(12'h000, 32'h0000_0001, 4'b1111);
22
23    repeat(5) @(posedge test_bench.sys_clk);
24    #1;
25
26    if( test_bench.tim_int === 1 ) begin
27        $display("-----");
28        $display(" PASSED: interrupt is asserted. tim_int = %d",test_bench.tim_int );
29        $display("-----");
30    end else begin
31        $display("-----");
32        $display(" FAILED: interrupt does not asserted. tim_int = %d",test_bench.tim_int );
33        $display("-----");
34    end
35    test_bench.err = test_bench.err + 1;
36
37
38 end
39
40 repeat(5) @(posedge test_bench.sys_clk);
41 #1;
42
43 $display("\n===== Clear Interrupt Enable =====");
44 test_bench.apb_write_register(12'h014, 32'h0000_0000, 4'b1111);
45
46

```

```

46      $display("\n===== Check interrupt status is 1 =====");
47      test_bench.apb_read_register(12'h018, read_data);
48      test_bench.check_result(32'h0000_0001,read_data);
49
50      if (test_bench.dut.register.data6 == 1) begin
51          $display("-----");
52          $display(" PASSED: interrupt status is asserted. interrupt trigger condition = %d",test_bench.dut.register.data6 );
53          $display("-----");
54      end else begin
55          $display("-----");
56          $display(" FAIL: interrupt status does not asserted. interrupt trigger condition = %d",test_bench.dut.register.data6 );
57          $display("-----");
58          test_bench.err = test_bench.err + 1;
59      end
60
61      $display("\n===== Check counter while interrupt =====");
62
63      repeat(5) @(posedge test_bench.sys_clk);
64      #1;
65      data_before = test_bench.dut.register.counter_64bit;
66      @(posedge test_bench.sys_clk);
67      #1;
68      data_after = test_bench.dut.register.counter_64bit;
69      if(data_after == data_before +1) begin
70          $display("Pass, before = 32'h%h, after = 32'h%h", data_before, data_after);
71      end else begin
72          $display("Error, before = 32'h%h, after = 32'h%h", data_before, data_after);
73          test_bench.err = test_bench.err +1;
74      end
75
76      $display("\n===== Clear interrupt status =====");
77
78      test_bench.apb_write_register(12'h018, 32'h0000_0001, 4'b1111);
79      test_bench.apb_read_register(12'h018, read_data);
80      test_bench.check_result(32'h0000_0000,read_data);
81
82      if (test_bench.dut.register.data6 == 0) begin
83          $display("-----");
84          $display(" PASSED: interrupt status is cleared. interrupt trigger condition = %d",test_bench.dut.register.data6 );
85          $display("-----");
86      end else begin
87          $display("-----");
88          $display(" Fail: interrupt status does not cleared. interrupt trigger condition = %d",test_bench.dut.register.data6 );
89          $display("-----");
90          test_bench.err = test_bench.err + 1;
91
92      end
93  end
94 endtask

```

```

1 task run_test();
2     reg [31:0]  read_data;
3     begin
4
5         $display("===== Test One Hot Check =====");
6         $display("===== Test One Hot Check =====");
7         $display("===== Test One Hot Check =====");
8
9
10        test_bench.apb_write_register(12'h000, 32'h1111_1813, 4'hf);
11        test_bench.apb_write_register(12'h004, 32'h3333_3333, 4'hf);
12        test_bench.apb_write_register(12'h008, 32'hAAAA_AAAA, 4'hf);
13        test_bench.apb_write_register(12'h00C, 32'hffff_ffff, 4'hf);
14        test_bench.apb_write_register(12'h010, 32'h5555_5555, 4'hf);
15        test_bench.apb_write_register(12'h014, 32'h0101_1010, 4'hf);
16        test_bench.apb_write_register(12'h018, 32'h0505_0505, 4'hf);
17        test_bench.apb_write_register(12'h01C, 32'hffff_ffff, 4'hf);
18
19        test_bench.apb_read_register(12'h000, read_data);
20        test_bench.check_result(32'h0000_0803,read_data);
21
22        test_bench.apb_read_register(12'h004, read_data);
23        test_bench.check_result(32'h3333_3333,read_data);
24
25        test_bench.apb_read_register(12'h008, read_data);
26        test_bench.check_result(32'hAAAA_AAAA, read_data);
27
28        test_bench.apb_read_register(12'h00C, read_data);
29        test_bench.check_result(32'hffff_ffff,read_data);
30
31        test_bench.apb_read_register(12'h010, read_data);
32        test_bench.check_result(32'h5555_5555,read_data);
33
34        test_bench.apb_read_register(12'h014, read_data);
35        test_bench.check_result(32'h0000_0000,read_data);
36
37        test_bench.apb_read_register(12'h018, read_data);
38        test_bench.check_result(32'h0000_0000, read_data);
39
40        test_bench.apb_read_register(12'h01C, read_data);
41        test_bench.check_result(32'h0000_0001,read_data);
42
43        #100;
44        test_bench.sys_rst_n = 1'b0;
45        #100;
46        @(posedge test_bench.sys_clk);

```

```
42      -
43      #100;
44      test_bench.sys_rst_n = 1'b0;
45      #100;
46      @(posedge test_bench.sys_clk);
47      #1;
48      sys_rst_n = 1'b1;
49
50      $display(" Test One Hot Check completed\n");
51
52  end
53 endtask
```

```
1 task run_test();
2   reg [31:0] read_data;
3   begin
4
5     $display("=====");
6     $display("== check byte access ==");
7     $display("=====");
8
9     $display("\n----- TCR Check -----");
10    $display("===== Access Byte 0 =====");
11    test_bench.apb_write_register(12'h000, 32'h0000_0802, 4'b0001);
12    test_bench.apb_read_register(12'h000, read_data);
13    test_bench.check_result(32'h0000_0102, read_data);
14
15
16    $display("===== Access Byte 1 =====");
17    test_bench.apb_write_register(12'h000, 32'h0000_0503, 4'b0010);
18    test_bench.apb_read_register(12'h000, read_data);
19    test_bench.check_result(32'h0000_0502, read_data);
20
21
22    $display("===== Access Byte 2 =====");
23    test_bench.apb_write_register(12'h000, 32'h0000_0503, 4'b0100);
24    test_bench.apb_read_register(12'h000, read_data);
25    test_bench.check_result(32'h0000_0502, read_data);
26
27
28    $display("===== Access Byte 3 =====");
29    test_bench.apb_write_register(12'h000, 32'h0000_0803, 4'b1000);
30    test_bench.apb_read_register(12'h000, read_data);
31    test_bench.check_result(32'h0000_0502, read_data);
32
33
34    $display("\n----- TDR0 Check -----");
35    $display("===== Access Byte 0 =====");
36    test_bench.apb_write_register(12'h004, 32'h0000_0802, 4'b0001);
37    test_bench.apb_read_register(12'h004, read_data);
38    test_bench.check_result(32'h0000_0002, read_data);
39
40
41    $display("===== Access Byte 1 =====");
42    test_bench.apb_write_register(12'h004, 32'h0000_0503, 4'b0010);
43    test_bench.apb_read_register(12'h004, read_data);
44    test_bench.check_result(32'h0000_0502, read_data);
45
46
```

```

46
47     $display("===== Access Byte 2 =====");
48     test_bench.apb_write_register(12'h004, 32'hffff_ffff, 4'b0100);
49     test_bench.apb_read_register(12'h004, read_data);
50     test_bench.check_result(32'h00ff_0502, read_data);
51
52
53     $display("===== Access Byte 3 =====");
54     test_bench.apb_write_register(12'h004, 32'haaaa_0803, 4'b1000);
55     test_bench.apb_read_register(12'h004, read_data);
56     test_bench.check_result(32'haaff_0502, read_data);
57
58
59
60     $display("\n----- TDR1 Check -----");
61     $display("===== Access Byte 0 =====");
62     test_bench.apb_write_register(12'h008, 32'h0000_0802, 4'b0001);
63     test_bench.apb_read_register(12'h008, read_data);
64     test_bench.check_result(32'h0000_0002, read_data);
65
66
67     $display("===== Access Byte 1 =====");
68     test_bench.apb_write_register(12'h008, 32'h0000_0503, 4'b0010);
69     test_bench.apb_read_register(12'h008, read_data);
70     test_bench.check_result(32'h0000_0502, read_data);
71
72
73     $display("===== Access Byte 2 =====");
74     test_bench.apb_write_register(12'h008, 32'hffff_ffff, 4'b0100);
75     test_bench.apb_read_register(12'h008, read_data);
76     test_bench.check_result(32'h00ff_0502, read_data);
77
78
79     $display("===== Access Byte 3 =====");
80     test_bench.apb_write_register(12'h008, 32'haaaa_0803, 4'b1000);
81     test_bench.apb_read_register(12'h008, read_data);
82     test_bench.check_result(32'haaff_0502, read_data);
83
84
85
86     $display("\n----- TCMP0 Check -----");
87     $display("===== Access Byte 0 =====");
88     test_bench.apb_write_register(12'h00C, 32'h1111_1111, 4'b0001);
89     test_bench.apb_read_register(12'h00C, read_data);
90     test_bench.check_result(32'hffff_ff11, read_data);

```

```

85      $display("\n----- TCMP0 Check -----");
86      $display("===== Access Byte 0 =====");
87      test_bench.apb_write_register(12'h00C, 32'h1111_1111, 4'b0001);
88      test_bench.apb_read_register(12'h00C, read_data);
89      test_bench.check_result(32'hffff_ff11, read_data);
90
91
92      $display("===== Access Byte 1 =====");
93      test_bench.apb_write_register(12'h00C, 32'hffff_ffff, 4'b0010);
94      test_bench.apb_read_register(12'h00C, read_data);
95      test_bench.check_result(32'hffff_ff11, read_data);
96
97
98      $display("===== Access Byte 2 =====");
99      test_bench.apb_write_register(12'h00C, 32'haaaa_aaaa, 4'b0100);
100     test_bench.apb_read_register(12'h00C, read_data);
101     test_bench.check_result(32'hffaa_ff11, read_data);
102
103
104     $display("===== Access Byte 3 =====");
105     test_bench.apb_write_register(12'h00C, 32'h0505_0505, 4'b1000);
106     test_bench.apb_read_register(12'h00C, read_data);
107     test_bench.check_result(32'h05aa_ff11, read_data);
108
109
110
111     $display("\n----- TCMP1 Check -----");
112     $display("===== Access Byte 0 =====");
113     test_bench.apb_write_register(12'h010, 32'h1111_1111, 4'b0001);
114     test_bench.apb_read_register(12'h010, read_data);
115     test_bench.check_result(32'hffff_ff11, read_data);
116
117
118     $display("===== Access Byte 1 =====");
119     test_bench.apb_write_register(12'h010, 32'hffff_ffff, 4'b0010);
120     test_bench.apb_read_register(12'h010, read_data);
121     test_bench.check_result(32'hffff_ff11, read_data);
122
123
124     $display("===== Access Byte 2 =====");
125     test_bench.apb_write_register(12'h010, 32'haaaa_aaaa, 4'b0100);
126     test_bench.apb_read_register(12'h010, read_data);
127     test_bench.check_result(32'hffaa_ff11, read_data);
128
129
130

```

```
130
131     $display("===== Access Byte 3 =====");
132     test_bench.apb_write_register(12'h010, 32'h0505_0505, 4'b1000);
133     test_bench.apb_read_register(12'h010, read_data);
134     test_bench.check_result(32'h05aa_ff11, read_data);
135
136
137
138     $display("\n----- TIER Check -----");
139     $display("===== Access Byte 0 =====");
140     test_bench.apb_write_register(12'h014, 32'h1111_1111, 4'b0001);
141     test_bench.apb_read_register(12'h014, read_data);
142     test_bench.check_result(32'h0000_0001, read_data);
143
144
145     $display("===== Access Byte 1 =====");
146     test_bench.apb_write_register(12'h014, 32'hffff_ffff, 4'b0010);
147     test_bench.apb_read_register(12'h014, read_data);
148     test_bench.check_result(32'h0000_0001, read_data);
149
150
151     $display("===== Access Byte 2 =====");
152     test_bench.apb_write_register(12'h014, 32'haaaa_aaaa, 4'b0100);
153     test_bench.apb_read_register(12'h014, read_data);
154     test_bench.check_result(32'h0000_0001, read_data);
155
156
157     $display("===== Access Byte 3 =====");
158     test_bench.apb_write_register(12'h014, 32'h0505_0505, 4'b1000);
159     test_bench.apb_read_register(12'h014, read_data);
160     test_bench.check_result(32'h0000_0001, read_data);
161
162
163
164     $display("\n----- TISR Check -----");
165     $display("===== Access Byte 0 =====");
166     test_bench.apb_write_register(12'h018, 32'h1111_1111, 4'b0001);
167     test_bench.apb_read_register(12'h018, read_data);
168     test_bench.check_result(32'h0000_0000, read_data);
169
170
171     $display("===== Access Byte 1 =====");
172     test_bench.apb_write_register(12'h018, 32'hffff_ffff, 4'b0010);
173     test_bench.apb_read_register(12'h018, read_data);
174     test_bench.check_result(32'h0000_0000, read_data);
```

```

174     test_bench.check_result(32'h0000_0000, read_data);
175
176
177     $display("===== Access Byte 2 =====");
178     test_bench.apb_write_register(12'h018, 32'haaaa_aaaa, 4'b0100);
179     test_bench.apb_read_register(12'h018, read_data);
180     test_bench.check_result(32'h0000_0000, read_data);
181
182
183     $display("===== Access Byte 3 =====");
184     test_bench.apb_write_register(12'h018, 32'h0505_0505, 4'b1000);
185     test_bench.apb_read_register(12'h018, read_data);
186     test_bench.check_result(32'h0000_0000, read_data);
187
188
189     $display("\n----- THCSR Check -----");
190     $display("===== Access Byte 0 =====");
191     test_bench.apb_write_register(12'h01C, 32'h1111_1111, 4'b0001);
192     test_bench.apb_read_register(12'h01C, read_data);
193     test_bench.check_result(32'h0000_0001, read_data);
194
195
196     $display("===== Access Byte 1 =====");
197     test_bench.apb_write_register(12'h01C, 32'hffff_ffff, 4'b0010);
198     test_bench.apb_read_register(12'h01C, read_data);
199     test_bench.check_result(32'h0000_0001, read_data);
200
201
202     $display("===== Access Byte 2 =====");
203     test_bench.apb_write_register(12'h01C, 32'haaaa_aaaa, 4'b0100);
204     test_bench.apb_read_register(12'h01C, read_data);
205     test_bench.check_result(32'h0000_0001, read_data);
206
207
208     $display("===== Access Byte 3 =====");
209     test_bench.apb_write_register(12'h01C, 32'h0505_0505, 4'b1000);
210     test_bench.apb_read_register(12'h01C, read_data);
211     test_bench.check_result(32'h0000_0001, read_data);
212
213
214     #100;
215     test_bench.sys_rst_n = 1'b0;
216     #100;
217     @(posedge test_bench.sys_clk);
218     #1;
219     sys_rst_n = 1'b1;

```

```

188
189     $display("\n----- THCSR Check -----");
190     $display("===== Access Byte 0 =====");
191     test_bench.apb_write_register(12'h01C, 32'h1111_1111, 4'b0001);
192     test_bench.apb_read_register(12'h01C, read_data);
193     test_bench.check_result(32'h0000_0001, read_data);
194
195
196     $display("===== Access Byte 1 =====");
197     test_bench.apb_write_register(12'h01C, 32'hffff_ffff, 4'b0010);
198     test_bench.apb_read_register(12'h01C, read_data);
199     test_bench.check_result(32'h0000_0001, read_data);
200
201
202     $display("===== Access Byte 2 =====");
203     test_bench.apb_write_register(12'h01C, 32'haaaa_aaaa, 4'b0100);
204     test_bench.apb_read_register(12'h01C, read_data);
205     test_bench.check_result(32'h0000_0001, read_data);
206
207
208     $display("===== Access Byte 3 =====");
209     test_bench.apb_write_register(12'h01C, 32'h0505_0505, 4'b1000);
210     test_bench.apb_read_register(12'h01C, read_data);
211     test_bench.check_result(32'h0000_0001, read_data);
212
213
214     #100;
215     test_bench.sys_rst_n = 1'b0;
216     #100;
217     @(posedge test_bench.sys_clk);
218     #1;
219     sys_rst_n = 1'b1;
220
221     $display(" check byte access completed\n");
222
223   end
224
225
226 endtask

```

```

1 task run_test();
2   reg [31:0] read_data;
3   begin
4
5     $display("=====");
6     $display("== reg_init_chk ==");
7     $display("=====");
8
9     $display("---- TCR ----");
10    test_bench.apb_read_register(12'h000, read_data);
11    test_bench.check_result(32'h0000_0100, read_data);
12
13
14    $display("---- TDR0 ----");
15    test_bench.apb_read_register(12'h004, read_data);
16    test_bench.check_result(32'h0000_0000, read_data);
17
18    $display("---- TDR1 ----");
19    test_bench.apb_read_register(12'h008, read_data);
20    test_bench.check_result(32'h0000_0000, read_data);
21
22    $display("---- TCMP0 ----");
23    test_bench.apb_read_register(12'h00C, read_data);
24    test_bench.check_result(32'hffff_ffff, read_data);
25
26    $display("---- TCMP1 ----");
27    test_bench.apb_read_register(12'h010, read_data);
28    test_bench.check_result(32'hffff_ffff, read_data);
29
30    $display("---- TIER ----");
31    test_bench.apb_read_register(12'h014, read_data);
32    test_bench.check_result(32'h0000_0000, read_data);
33
34    $display("---- TISR ----");
35    test_bench.apb_read_register(12'h018, read_data);
36    test_bench.check_result(32'h0000_0000, read_data);
37
38    $display("---- THCSR ----");
39    test_bench.apb_read_register(12'h01C, read_data);
40    test_bench.check_result(32'h0000_0000, read_data);
41
42    #100;
43    test_bench.sys_rst_n = 1'b0;
44    #100;
45    @(posedge test_bench.sys_clk);
46    #1;

```

```

42          #100;
43          test_bench.sys_rst_n = 1'b0;
44          #100;
45          @(posedge test_bench.sys_clk);
46          #1;
47          sys_rst_n = 1'b1;
48
49          $display(" reg_init_chk completed\n");
50
51      end
52 endtask
53
54


---


1 task run_test();
2
3     reg [31:0] read_data;
4     begin
5
6         $display("=====");
7         $display("== Check Reserved ==");
8         $display("=====");
9
10        $display("----- Random Address -----");
11        test_bench.apb_write_register(12'h015, 32'h0000_1234, 4'b1111);
12        test_bench.apb_read_register(12'h015, read_data);
13        test_bench.check_result(32'h0000_0000, read_data);
14
15        test_bench.apb_write_register(12'haaa, 32'hffff_ffff, 4'b1111);
16        test_bench.apb_read_register(12'haaa, read_data);
17        test_bench.check_result(32'h0000_0000, read_data);
18
19        test_bench.apb_write_register(12'h567, 32'h5555_5555, 4'b1111);
20        test_bench.apb_read_register(12'h567, read_data);
21        test_bench.check_result(32'h0000_0000, read_data);
22
23        test_bench.apb_write_register(12'h111, 32'hAAAA_AAAA, 4'b1111);
24        test_bench.apb_read_register(12'h111, read_data);
25        test_bench.check_result(32'h0000_0000, read_data);
26
27        test_bench.apb_write_register(12'hfff, 32'h0000_0500, 4'b1111);
28        test_bench.apb_read_register(12'hfff, read_data);
29        test_bench.check_result(32'h00000_0000, read_data);
30
31
32        #100;
33        test_bench.sys_rst_n = 1'b0;
34        #100;
35        @(posedge test_bench.sys_clk);
36        #1;
37        sys_rst_n = 1'b1;
38
39        $display(" Check Reserved completed\n");
40
41
42
43    end
44 endtask

```

```

1
2     task run_test;
3         reg [31:0] read_data;
4         begin
5             $display("===== Check_register_write_read =====");
6
7             $display("----- TCR Check -----");
8             test_bench.apb_write_register(12'h000, 32'h0000_0000, 4'b1111);
9             test_bench.apb_read_register(12'h000, read_data);
10            test_bench.check_result(32'h0000_0000, read_data);
11
12            test_bench.apb_write_register(12'h000, 32'hffff_ffff, 4'b1111);
13            test_bench.apb_read_register(12'h000, read_data);
14            test_bench.check_result(32'h0000_0000, read_data);
15
16            test_bench.apb_write_register(12'h000, 32'h5555_5555, 4'b1111);
17            test_bench.apb_read_register(12'h000, read_data);
18            test_bench.check_result(32'h0000_0501, read_data);
19
20            test_bench.apb_write_register(12'h000, 32'hAAAA_AAAA, 4'b1111);
21            test_bench.apb_read_register(12'h000, read_data);
22            test_bench.check_result(32'h0000_0501, read_data);
23
24            test_bench.apb_write_register(12'h000, 32'h0000_0500, 4'b1111);
25            test_bench.apb_read_register(12'h000, read_data);
26            test_bench.check_result(32'h0000_0500, read_data);
27
28
29
30             $display("----- TDR0 -----");
31             test_bench.apb_write_register(12'h004, 32'h0000_0000, 4'b1111);
32             test_bench.apb_read_register(12'h004, read_data);
33             test_bench.check_result(32'h0000_0000, read_data);
34
35             test_bench.apb_write_register(12'h004, 32'hffff_ffff, 4'b1111);
36             test_bench.apb_read_register(12'h004, read_data);
37             test_bench.check_result(32'hffff_ffff, read_data);
38
39             test_bench.apb_write_register(12'h004, 32'h5555_5555, 4'b1111);
40             test_bench.apb_read_register(12'h004, read_data);
41             test_bench.check_result(32'h5555_5555, read_data);
42
43             test_bench.apb_write_register(12'h004, 32'hAAAA_AAAA, 4'b1111);
44             test_bench.apb_read_register(12'h004, read_data);
45             test_bench.check_result(32'hAAAA_AAAA, read_data);
46

```

```

51
52     $display("----- TDR1 -----");
53     test_bench.apb_write_register(12'h008, 32'h0000_0000, 4'b1111);
54     test_bench.apb_read_register(12'h008, read_data);
55     test_bench.check_result(32'h0000_0000, read_data);
56
57     test_bench.apb_write_register(12'h008, 32'hffff_ffff, 4'b1111);
58     test_bench.apb_read_register(12'h008, read_data);
59     test_bench.check_result(32'hffff_ffff, read_data);
60
61     test_bench.apb_write_register(12'h008, 32'h5555_5555, 4'b1111);
62     test_bench.apb_read_register(12'h008, read_data);
63     test_bench.check_result(32'h5555_5555, read_data);
64
65     test_bench.apb_write_register(12'h008, 32'hAAAA_AAAA, 4'b1111);
66     test_bench.apb_read_register(12'h008, read_data);
67     test_bench.check_result(32'hAAAA_AAAA, read_data);
68
69     test_bench.apb_write_register(12'h008, 32'h3333_3333, 4'b1111);
70     test_bench.apb_read_register(12'h008, read_data);
71     test_bench.check_result(32'h3333_3333, read_data);
72
73     $display("----- TCMP0 -----");
74     test_bench.apb_write_register(12'h00C, 32'h0000_0000, 4'b1111);
75     test_bench.apb_read_register(12'h00C, read_data);
76     test_bench.check_result(32'h0000_0000, read_data);
77
78     test_bench.apb_write_register(12'h00C, 32'hffff_ffff, 4'b1111);
79     test_bench.apb_read_register(12'h00C, read_data);
80     test_bench.check_result(32'hffff_ffff, read_data);
81
82     test_bench.apb_write_register(12'h00C, 32'h5555_5555, 4'b1111);
83     test_bench.apb_read_register(12'h00C, read_data);
84     test_bench.check_result(32'h5555_5555, read_data);
85
86     test_bench.apb_write_register(12'h00C, 32'hAAAA_AAAA, 4'b1111);
87     test_bench.apb_read_register(12'h00C, read_data);
88     test_bench.check_result(32'hAAAA_AAAA, read_data);
89
90     test_bench.apb_write_register(12'h00C, 32'h3333_333a, 4'b1111);
91     test_bench.apb_read_register(12'h00C, read_data);
92     test_bench.check_result(32'h3333_333a, read_data);
93
94     $display("----- TCMP1 -----");
95     test_bench.apb_write_register(12'h010, 32'h0000_0000, 4'b1111);
96     test_bench.apb_read_register(12'h010, read_data);

```

```

94      $display("----- TCMP1 -----");
95      test_bench.apb_write_register(12'h010, 32'h0000_0000, 4'b1111);
96      test_bench.apb_read_register(12'h010, read_data);
97      test_bench.check_result(32'h0000_0000, read_data);
98
99      test_bench.apb_write_register(12'h010, 32'hffff_ffff, 4'b1111);
100     test_bench.apb_read_register(12'h010, read_data);
101     test_bench.check_result(32'hffff_ffff, read_data);
102
103    test_bench.apb_write_register(12'h010, 32'h5555_5555, 4'b1111);
104    test_bench.apb_read_register(12'h010, read_data);
105    test_bench.check_result(32'h5555_5555, read_data);
106
107    test_bench.apb_write_register(12'h010, 32'hAAAA_AAAA, 4'b1111);
108    test_bench.apb_read_register(12'h010, read_data);
109    test_bench.check_result(32'hAAAA_AAAA, read_data);
110
111    test_bench.apb_write_register(12'h010, 32'h3333_3333, 4'b1111);
112    test_bench.apb_read_register(12'h010, read_data);
113    test_bench.check_result(32'h3333_3333, read_data);
114
115    $display("----- TIER -----");
116    test_bench.apb_write_register(12'h014, 32'h0000_0000, 4'b1111);
117    test_bench.apb_read_register(12'h014, read_data);
118    test_bench.check_result(32'h0000_0000, read_data);
119
120    test_bench.apb_write_register(12'h014, 32'hffff_ffff, 4'b1111);
121    test_bench.apb_read_register(12'h014, read_data);
122    test_bench.check_result(32'h0000_0001, read_data);
123
124    test_bench.apb_write_register(12'h014, 32'h5555_5555, 4'b1111);
125    test_bench.apb_read_register(12'h014, read_data);
126    test_bench.check_result(32'h0000_0001, read_data);
127
128    test_bench.apb_write_register(12'h014, 32'hAAAA_AAAA, 4'b1111);
129    test_bench.apb_read_register(12'h014, read_data);
130    test_bench.check_result(32'h0000_0000, read_data);
131
132    test_bench.apb_write_register(12'h014, 32'h3333_3333, 4'b1111);
133    test_bench.apb_read_register(12'h014, read_data);
134    test_bench.check_result(32'h0000_0001, read_data);
135

```

```

136
137     $display("----- TISR -----");
138     test_bench.apb_write_register(12'h018, 32'h0000_0000, 4'b1111);
139     test_bench.apb_read_register(12'h018, read_data);
140     test_bench.check_result(32'h0000_0000, read_data);
141
142     test_bench.apb_write_register(12'h018, 32'hffff_ffff, 4'b1111);
143     test_bench.apb_read_register(12'h018, read_data);
144     test_bench.check_result(32'h0000_0000, read_data);
145
146     test_bench.apb_write_register(12'h018, 32'h5555_5555, 4'b1111);
147     test_bench.apb_read_register(12'h018, read_data);
148     test_bench.check_result(32'h0000_0000, read_data);
149
150     test_bench.apb_write_register(12'h018, 32'hAAAA_AAAA, 4'b1111);
151     test_bench.apb_read_register(12'h018, read_data);
152     test_bench.check_result(32'h0000_0000, read_data);
153
154     test_bench.apb_write_register(12'h018, 32'h3333_3333, 4'b1111);
155     test_bench.apb_read_register(12'h018, read_data);
156     test_bench.check_result(32'h0000_0000, read_data);
157
158
159     $display("----- THCSR -----");
160     test_bench.apb_write_register(12'h01C, 32'h0000_0000, 4'b1111);
161     test_bench.apb_read_register(12'h01C, read_data);
162     test_bench.check_result(32'h0000_0000, read_data);
163
164     test_bench.apb_write_register(12'h01C, 32'hffff_ffff, 4'b1111);
165     test_bench.apb_read_register(12'h01C, read_data);
166     test_bench.check_result(32'h0000_0001, read_data);
167
168     test_bench.apb_write_register(12'h01C, 32'h5555_5555, 4'b1111);
169     test_bench.apb_read_register(12'h01C, read_data);
170     test_bench.check_result(32'h0000_0001, read_data);
171
172     test_bench.apb_write_register(12'h01C, 32'hAAAA_AAAA, 4'b1111);
173     test_bench.apb_read_register(12'h01C, read_data);
174     test_bench.check_result(32'h0000_0000, read_data);
175
176     test_bench.apb_write_register(12'h01C, 32'h3333_3333, 4'b1111);
177     test_bench.apb_read_register(12'h01C, read_data);
178     test_bench.check_result(32'h0000_0001, read_data);
179
180     #100;
181     test_bench.sys_rst_n = 1'b0;
182
183     #100;
184     test_bench.sys_rst_n = 1'b0;
185     #100;
186     @(posedge test_bench.sys_clk);
187     #1;
188     test_bench.sys_rst_n = 1'b1;
189
190         $display(" Check_register_write_read completed\n");

```

Golden module:

PAT_NAME	RUN_DATE	RESULT
reg_init_chk	21:41:36 Dec 13 2025	PASSED
reg_rw_chk	21:41:38 Dec 13 2025	PASSED
reg_reserved_chk	21:41:40 Dec 13 2025	PASSED
reg_1hot_chk	21:41:42 Dec 13 2025	PASSED
reg_byte_access	21:41:44 Dec 13 2025	PASSED
cnt_ctrl_chk	21:42:02 Dec 13 2025	PASSED
apb_protocol_chk	21:42:04 Dec 13 2025	PASSED
apb_multiple_access	21:42:06 Dec 13 2025	PASSED
apb_unaligned_chk	21:42:08 Dec 13 2025	PASSED
cnt_counting_chk	21:42:10 Dec 13 2025	PASSED
interrupt_chk	21:42:12 Dec 13 2025	PASSED
cnt_halt_chk	21:42:30 Dec 13 2025	PASSED
apb_pslverr_chk	21:42:32 Dec 13 2025	PASSED

TOTAL/PASSED/REMAIN:13/13/0

haonguyen_1905@ictc-edu-ldap:~/timer_advanced_haonguyen/sim\$

cov_test bench:

```
haonguyen_1905@ictc-edu-ldap:~/final_project_advanced/sim$ ./report.csh
```

```
reg_init_chk  
reg_rw_chk  
reg_reserved_chk  
reg_1hot_chk  
reg_byte_access  
cnt_ctrl_chk  
apb_protocol_chk  
apb_multiple_access  
apb_unaligned_chk  
cnt_counting_chk  
interrupt_chk  
cnt_halt_chk  
apb_pslverr_chk  
apb_pready_chk
```

PAT_NAME	RUN_DATE	RESULT
reg_init_chk	21:46:54 Dec 13 2025	PASSED
reg_rw_chk	21:46:56 Dec 13 2025	PASSED
reg_reserved_chk	21:46:58 Dec 13 2025	PASSED
reg_1hot_chk	21:47:00 Dec 13 2025	PASSED
reg_byte_access	21:47:02 Dec 13 2025	PASSED
cnt_ctrl_chk	21:47:04 Dec 13 2025	PASSED
apb_protocol_chk	21:47:06 Dec 13 2025	PASSED
apb_multiple_access	21:47:08 Dec 13 2025	PASSED
apb_unaligned_chk	21:47:10 Dec 13 2025	PASSED
cnt_counting_chk	21:47:12 Dec 13 2025	PASSED
interrupt_chk	21:47:14 Dec 13 2025	PASSED
cnt_halt_chk	21:47:16 Dec 13 2025	PASSED
apb_pslverr_chk	21:47:18 Dec 13 2025	PASSED
apb_pready_chk	21:47:21 Dec 13 2025	PASSED

```
TOTAL/PASSED/REMAIN:14/14/0
```

```
haonguyen_1905@ictc-edu-ldap:~/final_project_advanced/sim$
```

```
detail_report.txt summary_report.txt
1 Coverage Report Summary Data by instance
2
3 ====
4 === Instance: /test_bench/dut/apb
5 === Design Unit: work.apb_slave
6 =====
7   Enabled Coverage          Bins    Hits    Misses  Coverage
8   -----                  ----  -----
9   Branches                  7      7      0  100.00%
10  Conditions                 9      9      0  100.00%
11  Expressions                 8      8      0  100.00%
12  Statements                 13     13      0  100.00%
13  Toggles                   350    350      0  100.00%
14
15 =====
16 === Instance: /test_bench/dut/register
17 === Design Unit: work.reg_module
18 =====
19   Enabled Coverage          Bins    Hits    Misses  Coverage
20   -----                  ----  -----
21   Branches                  78     78      0  100.00%
22   Conditions                 67     67      0  100.00%
23   Expressions                 17     17      0  100.00%
24   Statements                 77     77      0  100.00%
25   Toggles                   940    940      0  100.00%
26
27 =====
28 === Instance: /test_bench/dut
29 === Design Unit: work.timer_top
30 =====
31   Enabled Coverage          Bins    Hits    Misses  Coverage
32   -----                  ----  -----
33   Toggles                   358    358      0  100.00%
34
35 =====
36 === Instance: /test_bench
37 === Design Unit: work.test_bench
38 =====
39   Enabled Coverage          Bins    Hits    Misses  Coverage
40   -----                  ----  -----
41   Branches                  41     19     22  46.34%
42   Conditions                 16      0     16  0.00%
43   Statements                 508    442     66  87.00%
44   Toggles                   242    178     64  73.55%
45
46
47 Total Coverage By Instance (filtered view): 89.98%
48
```