## Agenda

## Introduction: SystemVerilog Motivation

Vassilios Gerousis, Infineon Technologies Accellera Technical Committee Chair

#### Session 1: SystemVerilog for Design

#### **Language Tutorial**

Johny Srouji, Intel

#### **User Experience**

Matt Maidment, Intel

#### Session 2: SystemVerilog for Verification

#### **Language Tutorial**

Tom Fitzpatrick, Synopsys

#### **User Experience**

Faisal Haque, Verification Central

Lunch: 12:15 - 1:00pm

#### **Session 3: SystemVerilog Assertions**

#### **Language Tutorial**

Bassam Tabbara, Novas Software

#### **Technology and User Experience**

Alon Flaisher, Intel

## Using SystemVerilog Assertions and Testbench Together

Jon Michelson, Verification Central

#### **Session 4: SystemVerilog APIs**

Doug Warmke, Model Technology

#### **Session 5: SystemVerilog Momentum**

#### Verilog2001 to SystemVerilog

Stuart Sutherland, Sutherland HDL

#### **SystemVerilog Industry Support**

Vassilios Gerousis, Infineon

End: 5:00pm



# SystemVerilog 3.1 Design Subset

Johny Srouji
Intel
Chair – SV-Basic Committee



### **Presentation Outline**

- Data Types
- Structures & Unions
- Literals
- Enumerated Data Types
- Constants & Parameters
- Scope & Lifetime
- Interfaces




## **Basic SV3.1 Data Types**

## Make your own types using typedef Use typedef to get C compatibility

```
typedefshortintshort;typedeflongintlonglong;typedefrealdouble;typedefshortrealfloat;
```




### 2 State and 4 State Data Types



If you don't need the X and Z values then use the SystemVerilog bit and int types which MAKE EXECUTION FASTER

## Packed And Unpacked Arrays



### Structures

```
struct { bit [7:0] opcode;
   bit [23:0] addr;
} IR;  // anonymous structure
```



Like in C but without the optional structure tags before the {





### Unions

```
typedef union {
                              union
   int n;
                                                 again, like in C
   real f;
                         provide storage for
   } u_type;
                         either int or real
u type u;
                                         structs and unions can be
                                         assigned as a whole
initial
  begin
                                         Can be passed through
                                 int
    u_n = 27i
                                         tasks/functions/ports as a
    $display("n=%d", u.n);
                                         whole
    u.f = 3.1415;
                                 real
    $display("f=%f",u.f);
                                         can contain fixed size packed
    $finish(0);
                                         or unpacked arrays
  end
```




### **Packed Structures**

#### Represents bit or part selects of vectors

```
struct packed {
  bit Valid;
  byte Tag;
  bit [15:0] Addr;
} Entry;
iTag = Entry.Tag;
iAddr = Entry.Addr;
iValid = Entry.Valid
```

```
reg [24:0] Entry;
    define Valid 24
    define Tag 23:16
    define Addr 15:0
    iTag = Entry[ Tag];
    iAddr = Entry[ Addr];
    iValid = Entry[ Valid]
```

packed struct may contain other packed structs or packed arrays



## **SV 3.1 Literals**

SV literal values are extensions of those

for Verilog

Adds the ability to specify unsized literal single bit values with a preceding '

```
reg [31:0] a,b;
                                       This works
reg [15:0] c,d;
                                      like in Verilog
a = 32 \cdot hf0ab;
c = 16'hFFFF
                                      This fills the packed
a = '0;
                                      array with the same
b = '1;
c = 'xi
                                            bit value
d = 'z;
logic [31:0] a;
                                       These are
                                       equivalent
a = 32'hfffffff
```



a = '1;

## **SV 3.1 Literals**

This works like in Verilog

#### Adds time literals

```
#10 a <= 1;
#5ns b <= !b;
#1ps $display("%b", b);
```

You can also specify delays with explicit units

Similar to C, but with the replication operator ({{}}) allowed

#### Adds Array literals

```
int n[1:2][1:3] = \{\{0,1,2\},\{3\{4\}\}\}
```



## **Enumerated Data Types**

```
anonymous int
    enum {red, yellow, green} light1, light2;
                                                                type
                                                          silver=4, gold=5
    enum {bronze=3, silver, gold} medal;
    enum {a=0, b=7, c, d=8} alphabet;
                                                            Syntax error
                                                            silver=4'h4,
    enum {bronze=4'h3, silver, gold} medal;
                                                             gold=4'h5
typedef enum {red, green, blue, yellow, white, black} Colors;
Colors col;
integer a, b;
                                                             a=2*3=6
                                                              col=3
a = blue * 3;
col = yellow;
                                                             b=3+1=4
b = col + green;
```

## **Type Casting**


```
int'(2.0 * 3.0)
shortint'{8'hFA, 8'hCE}
17 '(x - 2)
```


A data type can be changed by using a cast (') operation

- Any aggregate bit-level object can be reshaped
  - Packed ⇔ Unpacked, Array ⇔ Structure

```
typedef struct {
       bit [7:0] f1;
       bit [7:0] f2;
       bit [7:0] f3[0:5];
} Unpacked s;
typedef struct packed {
       bit [15:0][0:2] f1;
       bit [15:0] f2;
} Packed_s;
Unpacked s A;
Packed s B;
       A = Unpacked s'(B);
       B = Packed_s'(A);
```


Objects must have identical bit size





### Constants

- Use like defines or parameters
- Global constant (const) is resolved at the END of elaboration.
- Local constant (localparam) is resolved at the BEGINNING of elaboration.
  - No order dependency problems when compiling
- specparam is used for specify blocks



#### **Parameters**

```
module top;
                                                         Override parameters
logic clk;
                                                               by name
clockgen #(.start_value(1'b1), .delay(50),
              .ctype(int)) c (clk);
always @clk $display("t=%t clk=%b", $time, clk);
initial
  begin
    repeat(10) @(posedge clk);
    $finish(0);
                                                  Parameter used
  end
                                                  before definition
endmodule
module clockgen (output ctype clk);
  parameter logic start value=0;
  parameter type ctype=bit;
  parameter time delay=100;
initial clk <= start value;</pre>
                                                 Parameters can have
                                                      explicit type
always #delay clk <= !clk;
```

endmodule

## Variable Types

#### Static variables

- Allocated and initialized at time 0
- Exist for the entire simulation

#### Automatic variables

- Enable recursive tasks and functions
- Reallocated and initialized each time entering a block
- May not be used to trigger an event

#### Global variables

- Defined outside of any module (i.e. in \$root)
- Accessible from any scope
- Must be static
- Tasks and functions can be global too

#### Local variables

- Accessible at the scope where they are defined and below
- Default to static, can made automatic
- Accessible from outside the scope with a hierarchical pathname

## **Scope and Lifetime**

data declared outside of modules is static and global

i is automatic and local to that block

global n

```
top inst;
int max = 10;
int n;
module top;
 int n;
 initial begin
  automatic int i;
                                 data declared inside
    n = 1;
                                 of a module is static
    for (i=2; i \le \max; i++)
                                  and available to all
       n *= i;
                                tasks and functions in
  end
initial begin : myblock
                                     that module
     \mathbf{n} = 1;
     for (int i=2; i<=max; i++)
       n *= i;
                                 local n
     $root.n = n;
  end
endmodule
```

## **Task and Function Arguments**

- Default Arguments
  - Definition: task foo(int j=5, int k=8);
  - -Usage: foo(); foo(5); foo(,8); foo(5,8);
- Pass by Name

```
foo(.k(22)); // j uses default
```

Pass by Reference

Optional "read-only" qualifier

- Declaration: task tk([const] ref int[1000:1] ar);
- Usage: tk(my\_array); // note: no '&'

**Simplifies Task/Function Usage** 



## Familiar C Features In SystemVerilog

```
begin
   if ((n%3) == 0) continue;
   if (foo == 22) break;
   end
while (foo != 0);
...
```

continue starts next loop iteration

break exits the loop

works with:
for
while
forever
repeat

do while

Blocking Assignments as expressions

Extra parentheses required to distinguish from if(a==b)

Auto increment/ decrement operators

$$x++;$$
 if  $(--c > 17) c=0;$ 

a += 3;

s &= mask;

f <<= 3;

a =?= b

a !?= b


Assignment Operators Semantically equivalent to blocking assignment

Wildcard Comparisons
X and Z values act as
wildcards




## SystemVerilog Interfaces

#### **Design On A White Board**



## SystemVerilog Design




#### **Interface Bus**

Signal 2 Read() Write() Assert

Signal 1

#### **HDL Design**



#### **Complex signals**

Bus protocol repeated in blocks
Hard to add signal through hierarchy

#### Communication encapsulated in interface

- Reduces errors, easier to modify
- Significant code reduction saves time
- Enables efficient transaction modeling
- Allows automated block verification



### What is an Interface?

- Provides a new hierarchical structure
  - Encapsulates communication
  - Captures Interconnect and Communication
  - Separates Communication from Functionality
  - Eliminates "Wiring" Errors
  - Enables abstraction in the RTL

```
int i;
logic [7:0] a;

typedef struct {
   int i;
   logic [7:0] a;
} s_type;
```

At the simplest level an interface is to a wire what a struct is to a variable


```
int i;
wire [7:0] a;

interface intf;
   int i;
   wire [7:0] a;
endinterface : intf
```



#### How Interfaces work

```
interface intf;
  bit A,B;
  byte C,D;
  logic E,F;
endinterface
                     Instantiate
                      Interface
intf w;
modA m1(\mathbf{w});
modB m2(\mathbf{w});
module modA (intf i1);
endmodule
module modB (intf i1);
endmodule
```



An interface is similar to a module straddling two other modules


An interface can contain anything that could be in a module except other module definitions or instances

Allows structuring the information flow between blocks



## **Example without Interface**


```
module memMod(input
                      logic rea,
                      bit clk.
                      logic start,
                      logic[1:0] mode,
                      logic[7:0] addr,
              inout logic[7:0] data,
              output logic qnt,
                      logic rdy);
always @(posedge clk)
  qnt <= req & avail;</pre>
endmodule
module cpuMod(input bit clk,
                      logic ant,
                      logic rdy,
              inout
                      logic [7:0] data,
              output logic req,
                      logic start,
                      logic[7:0] addr,
                      logic[1:0] mode);
endmodule
```





## **Example Using Interfaces**

```
Bundle signals
interface simple bus;
                            in interface
  logic req, qnt;
  logic [7:0] addr,data;
  logic [1:0] mode;
  logic start,rdy;
endinterface: simple bus
                     Use interface
                    keyword in port list
module memMod(interface a,
               input bit clk);
  logic avail;
  always @(posedge clk)
    a.qnt <= a.req & avail;
endmodule
                          Refer to intf
                            signals
module cpuMod(interface b,
               input bit clk);
endmodule
```



## **Encapsulating Communication**

#### **Parallel Interface**

```
interface parallel(input bit clk);
  logic [31:0] data bus;
  logic data valid=0;
task write(input data type d);
    data_bus <= d;
    data valid <= 1;
    @(posedge clk) data_bus <= 'z;
    data valid <= 0;
  endtask
task read(output data type d);
    while (data_valid !== 1)
                 @(posedge clk);
    d = data bus;
    @(posedge clk) ;
  endtask
endinterface
```

```
interface serial(input bit clk);
  logic data wire;
  logic data start=0;
  task write(input data type d);
    for (int i = 0; i <= 31; i++)
     begin
        if (i==0) data start <= 1;
        else data start <= 0;
        data wire = d[i];
        @(posedge clk) data wire = 'x;
      end
 endtask
task read(output data_type d);
   while (data start !== 1)
      @(negedge clk);
    for (int i = 0; i <= 31; i++)
     begin
        d[i] <= data wire;</pre>
        @(negedge clk) ;
      end
  endtask
                Serial Interface
```

endinterface

## **Using Different Interfaces**

```
typedef logic [31:0]
data_type;


bit clk;
always #100 clk = !clk;

parallel channel(clk);
send s(clk, channel);
receive r(clk, channel);
```

```
typedef logic [31:0]
data_type;

bit clk;
always #100 clk = !clk;

serial channel(clk);
send s(clk, channel);
receive r(clk, channel);
```





## Conventional Verification Strategy

Pre-Integration

Test
Subblocks in isolation

tbA

A


tbB

В

- Testbench reuse problems
- tbA and tbB separate

Post-Integration

Need to check interconnect, structure (missing wires, twisted busses) as well as functionality





- Complex interconnect
- Hard to create tests to check all signals
- Slow, runs whole design even if only structure is tested




## System Verilog Verification Strategy

Pre-Integration








Test interface in isolation

Post-Integration




- Interfaces provide reusable components
- tbA and tbB are 'linked'
- Interface is an executable spec
- Wiring up is simple and not error prone
- Interfaces can contain protocol checkers and coverage counters

Protocol bugs already flushed out



## SystemVerilog Interfaces: The Key to Design Exploration

- Interfaces Encapsulate
   Data and How Data Move
   Between Blocks
- Design Exploration is All About Looking at Alternatives





## System Verilog Interfaces: The Key to Design Exploration

- Interfaces Encapsulate
   Data and How Data Move
   Between Blocks
- Design Exploration is All About Looking at Alternatives
- Interfaces Should
   Support Multiple Layers
   of Abstraction for both
   "Send" and "Receive"
  - Shield BlockA from Abstraction Changes in BlockB

