LAB 04

FULL ADDER

CECS 225 – DIGITAL LOGIC AND ASSEMBLY PROGRAMMING

Professor: Xiaolong Wu


Student: Thanh Nguyen _ ID: 026843815


1. Introduction:

- *Definition:* Full Adder is the center of most digital circuits that perform addition or subtraction. It adds together two binary digits, plus a carry-in digit to produce a sum and a carry-out digit.

- Structure:
 - o It requires 3 inputs and produces 2 outputs. Three outputs consist 2 binary digits A and B, and a carry-in digit called Cin. The outputs are the sum of 2 binary digits and carry-in known as Cout, and a carry-out digit output.

Half Adder





o It is implemented from 2 Half Adders and one OR logic gate. With this logic circuit, 2 bits can be added together, taking a carry from the next lower order of magnitude, and sending a carry to the next higher order of magnitude. As we see in the circuit above, the inputs of Half Adder 1 are a carry-in **Cin** is input **A** and a carry-out from Half Adder 0 **ha0_S** is input **B**. For the outputs, **FA_S** is the final carry-out digit which is **S** and **ha1_C** is the final sum **C**. Then we got:

 $HalfAdder\ hal(.A(Cin), .B(ha0_S), .Cout(hal_C), .S(FA_S))$

- Truth table:

C _{in}	Α	В	C _{out}	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

2. Verilog Codes

- Design Code

```
1 // Project 04: Full Adder
2 // Name : Thanh Name
  2 // Name : Thanh Nguyen - ID: 026843815
 4 module HalfAdder(A, B, Cout, S);
     input A, B;
     output Cout, S;
 6
 7
 8
      assign Cout = A \& B;
     assign S = A \wedge B;
 9
 10
 11 endmodule
 12
 13 module FullAdder(Cin, FA_A, FA_B, FA_S, FA_Cout);
 14
      input FA_A, FA_B, Cin;
 15
      output FA_S, FA_Cout;
 16
      wire ha0_S, ha0_C, ha1_C;
 17
 18
      HalfAdder ha0 (
                         . А
                               (FA\_A) ,
 19
                              (FA_B) ,
 20
                         .В
                         .Cout(ha0_C),
 21
 22
                          .s
                              (ha0_S)
                     );
 23
 24
      HalfAdder ha1 (
                             (Cin)
 25
                          . A
 26
                          .B (ha0_S),
                         .Cout(ha1_C),
 27
                          .s
                              (FA_S)
 28
                     );
 29
 30
      // This is the carry out for the Full Adder
 31
      assign FA_Cout = ha0_C | ha1_C;
 32
 33
 34 endmodule
```

- Testbench

```
SV/Verilog Testbench
1 // Project 04: Full Adder
 2 // Name : Thanh Nguyen - ID: 026843815
 4 `timescale 1ns/1ps
 5
 6 module testbench();
      reg FA_A1, FA_B1, Cin1;
 7
 8
      wire FA_S1, FA_Cout1;
      FullAdder FA1(Cin1, FA_A1, FA_B1, FA_S1, FA_Cout1);
 10
 11
 12
      initial
        beain
 13
          //Dump waves
 14
          $dumpfile("dump.vcd");
 15
 16
          $dumpvars(1, testbench);
 17
          // Cin = 0, FA_A = 0, FA_B = 0
 18
          $display("Test Case 0");
 19
          Cin1 = 1'b0; FA_A1 = 1'b0; FA_B1 = 1'b0;
$display("Cin = %b", Cin1, " FA_
 20
         $display("Cin
FA_B = %b", FA_B1);
                                                 FA_A = \%b'', FA_A1, "
 21
 22
          $display("FA_Cout = %b", FA_Cout1, "
                                                      FA_S = \%b''.
 23
    FA_S1);
 24
            // Cin = 0, FA_A = 0, FA_B = 1
 25
          $display("Test Case 1");
 26
          Cin1 = 1'b0; FA_A1 = 1'b0; FA_B1 = 1'b1;
 27
          $display("Cin = %b", Cin1, " FA_A = %b", FA_A1, "
 28
         FA_B = \%b'', FA_B1);
          #1
 29
          $display("FA_Cout = %b", FA_Cout1, "
                                                      FA_S = \%b''
 30
    FA_S1);
 31
          // \text{ Cin} = 0, FA_A = 1, FA_B = 0
 32
          $display("Test Case 2");
Cin1 = 1'b0; FA_A1 = 1'b1; FA_B1 = 1'b0;
 33
 34
         $display("Cin = %b", Cin1, "
FA_B = %b", FA_B1);
                                                  FA_A = \%b'', FA_A1, ''
 35
          #1
 36
          $display("FA_Cout = %b", FA_Cout1, " FA_S = %b",
37
    FA_S1);
```

```
// Cin = 0, FA_A = 1, FA_B = 1
39
          $display("Test Case 3");
Cin1 = 1'b0; FA_A1 = 1'b1; FA_B1 = 1'b1;
40
41
          $display("Cin = %b", Cin1, "
                                                   FA_A = \%b'', FA_A1, "
42
         FA_B = %b", FA_B1);
          #1
43
          $display("FA_Cout = %b", FA_Cout1, " FA_S = %b",
   FA_S1);
45
          // Cin = 1, FA_A = 0, FA_B = 0
46
          $display("Test Case 4");
47
         Cin1 = 1'b1; FA_A1 = 1'b0; FA_B1 = 1'b0;

$display("Cin = %b", Cin1, " FA_A = %b", FA_A1, "

FA_B = %b", FA_B1);
48
49
50
          $display("FA_Cout = %b", FA_Cout1, "
                                                        FA_S = \%b'',
51
   FA_S1);
52
53
           // Cin = 1, FA_A = 0, FA_B = 1
          $display("Test Case 5");
54
          Cin1 = 1'b1; FA_A1 = 1'b0; FA_B1 = 1'b1;
55
                              = %b", Cin1, "
                                                  FA_A = \%b'', FA_A1, "
          $display("Cin
56
         FA_B = \%b'', FA_B1);
          #1
57
          $display("FA_Cout = %b", FA_Cout1, " FA_S = %b",
58
   FA_S1);
59
          // Cin = 1, FA_A = 1, FA_B = 0

$display("Test Case 6");


Cin1 = 1'b1; FA_A1 = 1'b1; FA_B1 = 1'b0;
60
61
62
         $display("Cin = %b", Cin1, " FA_A = %b", FA_A1, "FA_B = %b", FA_B1);
63
          #1
64
          $display("FA_Cout = %b", FA_Cout1, " FA_S = %b",
65
   FA_S1);
66
67
           // Cin = 1, FA_A = 1, FA_B = 1
          $display("Test Case 7");
68
          Cin1 = 1'b1; FA_A1 = 1'b1; FA_B1 = 1'b1;
69
         $display("Cin
FA_B = %b", FA_B1);
                             = %b", Cin1, "
                                                   FA_A = \%b'', FA_A1, "
70
71
          $display("FA_Cout = %b", FA_Cout1, "
                                                        FA_S = \%b''
72
   FA_S1);
73
        end
74
75 endmodule
```

3. Simulator Waveform

- Half Adder:
 - Inputs and Outputs:

```
Test Case 0
    = 0
             B = 0
Cout = 0
             F = 0
Test Case 1
     = 0
             B = 1
Cout = 0
             F = 1
Test Case 2
    = 1
             B = 0
Cout = 0
             F = 1
Test Case 3
    = 1
             B = 1
Cout = 1
             F = 0
```

o Waveform:



- Full Adder:

o Inputs and Outputs:

```
Test Case 0
       = 0
Cin
                FA_A = 0
                              FA_B = 0
FA\_Cout = 0
                FA_S = 0
Test Case 1
Cin
       = 0
                FA_A = 0
                              FA_B = 1
FA\_Cout = 0
                FA_S = 1
Test Case 2
Cin
       = 0
                FA_A = 1
                              FA_B = 0
FA\_Cout = 0
                FA_S = 1
Test Case 3
Cin
       = 0
                FA_A = 1
                              FA_B = 1
FA_Cout = 1
                FA_S = 0
Test Case 4
       = 1
Cin
                FA_A = 0
                              FA_B = 0
FA\_Cout = 0
                FA_S = 1
Test Case 5
                FA_A = 0
Cin
       = 1
                              FA_B = 1
                FA_S = 0
FA\_Cout = 1
Test Case 6
Cin
        = 1
                FA_A = 1
                              FA_B = 0
FA\_Cout = 1
                FA_S = 0
Test Case 7
Cin
       = 1
                FA_A = 1
                              FA_B = 1
FA\_Cout = 1
                FA_S = 1
```

o Waveform:

