# **LAB 03**

# K-MAP SIMPLIFICATION

CECS 225 – DIGITAL LOGIC AND ASSEMBLY PROGRAMMING

Professor: Xiaolong Wu


Student: Thanh Nguyen \_ ID: 026843815

#### 1. Truth table

$$F(A, B, C, D) = Sum(0, 1, 7, 13, 15) + Don't Cares(2, 6, 8, 9, 10)$$

A	В	C	D		F
0	0	0	0	$m_0$	1
0	0	0	1	$m_1$	1
0	0	1	0	$m_2$	X
0	0	1	1	$m_3$	0
0	1	0	0	$m_4$	0
0	1	0	1	$m_5$	0
0	1	1	0	$m_6$	X
0	1	1	1	$m_7$	1
1	0	0	0	$m_8$	X
1	0	0	1	<b>m</b> 9	X
1	0	1	0	$m_{10}$	X
1	0	1	1	$m_{11}$	0
1	1	0	0	$m_{12}$	0
1	1	0	1	$m_{13}$	1
1	1	1	0	$m_{14}$	0
1	1	1	1	$m_{15}$	1

## 2. K-Map simplification




$$F = \overline{B}\overline{C} + ABD + BCD$$

#### - So the results should be:

A	В	С	D		F
0	0	0	0	$m_0$	1

0	0	0	1	$m_1$	1
0	0	1	0	$m_2$	0
0	0	1	1	$m_3$	0
0	1	0	0	$m_4$	0
0	1	0	1	$m_5$	0
0	1	1	0	$m_6$	0
0	1	1	1	$m_7$	1
1	0	0	0	$m_8$	1
1	0	0	1	m <sub>9</sub>	1
1	0	1	0	$m_{10}$	0
1	0	1	1	$m_{11}$	0
1	1	0	0	$m_{12}$	0
1	1	0	1	$m_{13}$	1
1	1	1	0	$m_{14}$	0
1	1	1	1	$m_{15}$	1

# - Logic Circuit:



Page **2** of **7** 

#### 3. Verilog Codes

- Design Code

- Testbench

```
// Project 03: K-Map Simplification
// Name
          : Thanh Nguyen - ID: 026843815
`timescale 1ns/1ps
module testbench();
 reg A1, B1, C1, D1;
 wire F1;
 KMap KMap1 (A1, B1, C1, D1, F1);
  initial
   begin
     //Dump waves
     $dumpfile("dump.vcd");
     $dumpvars(1, testbench);
     // A = 0, B = 0, C = 0, D = 0
     $display("Test Case 0");
     A1 = 1'b0; B1 = 1'b0; C1 = 1'b0; D1 = 1'b0;
     $display("A = %b", A1, " B = %b", B1, " C = %b", C1, " D = %b",
D1);
      display("F = %b", F1);
      // A = 0, B = 0, C = 0, D = 1
      $display("Test Case 1");
     A1 = 1'b0; B1 = 1'b0; C1 = 1'b0; D1 = 1'b1;
      $display("A = %b", A1, " B = %b", B1, " C = %b", C1, " D = %b",
D1);
      display("F = %b", F1);
     // A = 0, B = 0, C = 1, D = 0
      $display("Test Case 2");
     A1 = 1'b0; B1 = 1'b0; C1 = 1'b1; D1 = 1'b0;
      $display("A = %b", A1, "
                                                 C = %b'', C1, "
                                                                      D = %b'',
                                B = %b'', B1, "
D1);
```

```
#1
     display("F = %b", F1);
     // A = 0, B = 0, C = 1, D = 1
     $display("Test Case 3");
     A1 = 1'b0; B1 = 1'b0; C1 = 1'b1; D1 = 1'b1;
     $display("A = %b", A1, " B = %b", B1, " C = %b", C1, " D = %b",
D1);
     #1
     display("F = %b", F1);
     // A = 0, B = 1, C = 0, D = 0
     $display("Test Case 4");
     A1 = 1'b0; B1 = 1'b1; C1 = 1'b0; D1 = 1'b0;
     $display("A = %b", A1, " B = %b", B1, " C = %b", C1, " D = %b",
D1);
     display("F = %b", F1);
     // A = 0, B = 1, C = 0, D = 1
     $display("Test Case 5");
     A1 = 1'b0; B1 = 1'b1; C1 = 1'b0; D1 = 1'b1;
     $display("A = %b", A1, " B = %b", B1, " C = %b", C1, " D = %b",
D1);
     display("F = %b", F1);
     // A = 0, B = 1, C = 1, D = 0
     $display("Test Case 6");
     A1 = 1'b0; B1 = 1'b1; C1 = 1'b1; D1 = 1'b0;
     $display("A = %b", A1, " B = %b", B1, " C = %b", C1, " D = %b",
D1);
     display("F = %b", F1);
     // A = 0, B = 1, C = 1, D = 1
     $display("Test Case 7");
     A1 = 1'b0; B1 = 1'b1; C1 = 1'b1; D1 = 1'b1;
     $display("A = %b", A1, " B = %b", B1, " C = %b", C1, " D = %b",
D1);
     display("F = %b", F1);
     // A = 1, B = 0, C = 0, D = 0
     $display("Test Case 8");
     A1 = 1'b1; B1 = 1'b0; C1 = 1'b0; D1 = 1'b0;
     $display("A = %b", A1, " B = %b", B1, " C = %b", C1, " D = %b",
D1);
     display("F = %b", F1);
     // A = 1, B = 0, C = 0, D = 1
     $display("Test Case 9");
     A1 = 1'b1; B1 = 1'b0; C1 = 1'b0; D1 = 1'b1;
     $display("A = %b", A1, " B = %b", B1, " C = %b", C1, " D = %b",
D1);
     display("F = %b", F1);
```

```
// A = 1, B = 0, C = 1, D = 0
               $display("Test Case 10");
               A1 = 1'b1; B1 = 1'b0; C1 = 1'b1; D1 = 1'b0;
               $display("A = %b", A1, " B = %b", B1, " C = %b", C1, " D = %b",
D1);
               $display("F = %b", F1);
               // A = 1, B = 0, C = 1, D = 1
               $display("Test Case 11");
               A1 = 1'b1; B1 = 1'b0; C1 = 1'b1; D1 = 1'b1;
               $display("A = %b", A1, " B = %b", B1, " C = %b", C1, " D = %b",
D1);
               display("F = %b", F1);
               // A = 1, B = 1, C = 0, D = 0
               $display("Test Case 12");
               A1 = 1'b1; B1 = 1'b1; C1 = 1'b0; D1 = 1'b0;
               $display("A = %b", A1, " B = %b", B1, " C = %b", C1, " D = %b",
D1);
               display("F = %b", F1);
               // A = 1, B = 1, C = 0, D = 1
               $display("Test Case 13");
               A1 = 1'b1; B1 = 1'b1; C1 = 1'b0; D1 = 1'b1;
               $\frac{1}{2} \text{SI}, \text{BI} = \frac{1}{2} \text{BI}, \text{CI} = \frac{1}{2} \text{BI}, \text{BI} = \frac{1}{2} \text{BI}, \text{SI} = \frac{1}{2} \te
D1);
               display("F = %b", F1);
               // A = 1, B = 1, C = 1, D = 0
               $display("Test Case 14");
               A1 = 1'b1; B1 = 1'b1; C1 = 1'b1; D1 = 1'b0;
               $display("A = %b", A1, " B = %b", B1, " C = %b", C1, " D = %b",
D1);
               display("F = %b", F1);
               // A = 1, B = 1, C = 1, D = 1
               $display("Test Case 15");
               A1 = 1'b1; B1 = 1'b1; C1 = 1'b1; D1 = 1'b1;
               $display("A = %b", A1, " B = %b", B1, " C = %b", C1, " D = %b",
D1);
               display("F = %b", F1);
          end
endmodule
```

#### 4. Simulator Waveform

- Inputs and Outputs:

Test Case	0				
A = 0	B = (	0	C =	0	D = 0
F = 1					
Test Case					
A = 0	B = (	0	C =	0	D = 1
F = 1					
Test Case	2				
A = 0	B = (	0	C =	1	D = 0
F = 0					
Test Case	3				
A = 0	B = 0	0	C =	1	D = 1
F = 0					
Test Case	4				
A = 0	B = 1	1	C =	0	D = 0
F = 0					
Test Case	5				
A = 0	B = 1	1	C =	0	D = 1
F = 0					
Test Case	6				
A = 0		1	C =	1	D = 0
F = 0		_			_
Test Case	7				
A = 0	B = 3	1	C =	1	D = 1
F = 1					
Test Case	8				
A = 1	B = (	0	C =	0	D = 0
F = 1					
Test Case	9				
A = 1		0	C =	0	D = 1
F = 1					
Test Case	10				
A = 1		0	C =	1	D = 0
F = 0			_	_	
Test Case	11				
A = 1		0	c =	1	D = 1
F = 0	<i>D</i> – (			-	<i>D</i> – 1
Test Case	12				
A = 1		1	c -	0	D - 0
F = 0	U – .	L	C -	0	D = 0
Test Case	12				
		1		0	D 1
A = 1	В = .	L	C =	0	D = 1
F = 1	1.4				
Test Case			_	_	- 0
A = 1	R = .	L	C =	T	υ = U
F = 0					
Test Case			_		
A = 1	B = 1	L	C =	1	D = 1
F = 1					

Page **6** of **7** 

## - Waveform:

