

CALIFORNIA STATE UNIVERSITY LONG BEACH

CECS 341 - Computer Architecture and Organization

Lab Assignment 3

RISC-V Single Cycle Processor

(continue)

Professor: Maryam S. Hosseini

Team members:

Nikki Valerie Benitez

Fiona Le

Thanh Nguyen

Marie Payad

Due date: 11/27/2020

Class: CECS 341 - Section 04

Lab 03 - DataMemory Datapath

Due date: 11/27/2020

I. Data Memory:

1. Introduction:

Data memory stores 128 data each with 32 bits (128 x 32). This block has two tasks, and requires 4 inputs and produces 1 output in total.

- Read data from memory:
 - Inputs:
 - An address that needs to be read (9 bits, addr) when MemRead is set, this address is the reading address.
 - The read enable signal (MemRead)
 - Output:
 - The data from the address line (read_data)
- Write data into memory:
 - Inputs:
 - An address that needs to be written (9 bits, addr) when MemWrite is set, this address is the writing address.
 - The data need to be written into the memory (write_data)
 - The write enable signal (MemWrite)

2. Procedure:


- ➤ We defined a 128 x 32 2D array called *Memory* to store 128 data each with 32 bits.
- We used @(posedge MemWrite) to check every time that the MemWrite signal is set, then write the data into the memory.
- ➤ We also checked that if a MemRead signal is set, read the data from the address line, and write it into the output variable read_data.

3. Appendix:

Class: CECS 341 - Section 04 Due date: 11/27/2020 Lab 03 - DataMemory Datapath

II. Datapath:

1. Introduction:



Datapath is the part of the processor that contains the hardware necessary to perform operations required by the processor.

- This module has **8** inputs, some of them (RegWrite, ALUSrc, MemWrite, MemtoReg, MemRead, ALUCC) are control signals which tell the datapath what needs to be done. The other inputs are clock and reset signal.
- It also produces 4 outputs: The Instruction from memory (includes opcode, funct7, and funct3) and the result of ALU (called Datapath_Result)

2. Procedure:

Class: CECS 341 - Section 04

Lab 03 - DataMemory Datapath

Due date: 11/27/2020

> We used all the submodules (Flip Flop, HA, Instruction Memory, Register File, Immediate Generator, ALU, MUX - two instantiations, Data Memory) as components.

- > We used wire to connect all the components to complete the Datapath.
 - First, the instruction execution starts by using the program counter (Flip Flop, HA) to supply the instruction address to the instruction memory.
 - Then based on the Instruction from Instruction Memory, we go over the Register File to get data from memory, and the Immediate Generator to determine which operation needs to execute.
 - o If the instruction is an arithmetic-logical instruction, the result from the ALU must be written to a register (ALU_Result is the output WriteBack_Data after MUX). If the operation is load or store, the ALU result is used as an address to either store a value from the registers or load a value from memory into the register file (ALU goes into Data Memory as the address line).

3. Result:

Testbench:


```
`timescale 1ns / 1ps
module dp tb top();
    /** Clock & reset **/
   reg clk, rst;
   always
       begin
       #10;
       clk = ~clk;
        end
   initial
       begin
       clk = 0;
       @(posedge clk);
       rst = 1;
       @(posedge clk);
       rst = 0;
       end
    /** DUT Instantiation **/
               reg write;
   wire
    wire
               mem2req;
   wire
               alu src;
   wire
               mem write;
```

```
mem read;
wire [3:0] alu cc;
wire [6:0] opcode;
wire [6:0] funct7;
wire [2:0] funct3;
wire [31:0] alu result;
data path dp inst(
    .clk(clk),
   .reset(rst),
    .reg write(reg write),
   .mem2reg(mem2reg),
    .alu src(alu src),
    .mem write (mem write),
   .mem read(mem read),
    .alu cc(alu cc),
    .opcode (opcode),
    .funct7(funct7),
   .funct3(funct3),
    .alu result(alu result)
    );
/** Stimulus **/
wire [6:0] R TYPE, LW, SW, RTypeI;
assign R TYPE = 7'b0110011;
assign LW = 7'b0000011;
assign SW = 7'b0100011;
assign RTypeI = 7'b0010011;
assign alu src = (opcode == LW || opcode == SW || opcode == RTypeI);
assign mem2reg = (opcode == LW);
assign reg write = (opcode == R TYPE || opcode == LW || opcode == RTypeI);
assign mem read = (opcode == LW);
assign mem write = (opcode == SW);
assign alu cc = ((opcode == R TYPE || opcode == RTypeI) // add
              && (funct7 == 7'b00000000) && (funct3 == 3'b000)) ? 4'b0010:
                ((opcode == R TYPE || opcode == RTypeI) // sub
              && (funct7 == 7'b0100000)) ? 4'b0110 :
                ((opcode == R TYPE || opcode == RTypeI) // xor
              && (funct7 == 7'b00000000) && (funct3 == 3'b100)) ? 4'b1100:
                ((opcode == R TYPE || opcode == RTypeI) // or
              && (funct7 == 7'b00000000) && (funct3 == 3'b110)) ? 4'b00001:
                ((opcode == R TYPE || opcode == RTypeI) // and
              && (funct7 == 7'b00000000) && (funct3 == 3'b111)) ? 4'b00000:
                ((opcode == R TYPE || opcode == RTypeI) // slt
```

Class: CECS 341 - Section 04 Lab 03 - DataMemory Datapath

Due date: 11/27/2020

Waveform:



4. Appendix:

```
`timescale 1ns / 1ps

`include "ALU.v"
    include "FlipFlop.v"
    include "Instr_mem.v"
    include "RegFile.v"
    include "Imm_Gen.v"
    include "Mux.v"
    include "Data_mem.v"

module data_path #(
    parameter PC_W = 8, // Program Counter
    parameter INS_W = 32, // Instruction Width
    parameter RF_ADDRESS = 5, // Register File Address
```

```
parameter DATA W = 32, // Data Write Data
parameter DM ADDRES = 9, // Data Memory Address
parameter ALU CC W = 4  // ALU Control Code Width
) (
input
                                // CLK in Datapath Figure
                     clk,
input
                     reset,
                             // Reset in Datapath Figure
                     reg write, // RegWrite in Datapath Figure
input
                     mem2reg, // MemtoReg in Datapath Figure
input
input
                     alu src, // ALUSrc in Datapath Figure
                     mem write, // MemWrite in Datapath Figure
input
                     mem read, // MemRead in Datapath Figure
input
[6:0] opcode, // opcode in Datapath Figure
output
                [6:0] funct7,  // Funct7 in Datapath Figure
[2:0] funct3,  // Funct3 in Datapath Figure
output
output
output [DATA W - 1:0] alu result // Datapath Result in Datapath Figure
);
// Define Datapath Wires
wire [7:0] PC;
wire [7:0] PCPlus4;
wire [31:0] Instruction;
wire [31:0] Reg1;
wire [31:0] Reg2;
wire [31:0] ExtImm;
wire [31:0] WriteBack Data;
wire [31:0] SrcB;
wire [31:0] ALU Result;
wire [31:0] DataMem read;
       Carry out, overflow, zero;
// Assign relationships
// Controller
assign opcode = Instruction[6:0];
assign funct3 = Instruction[14:12];
assign funct7 = Instruction[31:25];
// HA
assign PCPlus4 = PC + 8'd4;
// Flip FLop
FlipFlop flip flop(
   // inputs
   .clk(clk), // 1 bit
   .reset(reset), // 1 bit
   .d(PCPlus4), // 8 bits
   // output
          // 8 bits
   .q(PC)
   );
```

```
// Instruction Memory
InstMem instruction memory(
  // input
                 // 8 bits
   .addr(PC),
   // output
   .instruction(Instruction) // 32 bits
);
// Register File
RegFile register file (
  // inputs
   .clk(clk),
                              // 1 bit
   .reset(reset),
                              // 1 bit
   .rg wrt en(reg write), // 1 bit
   .rg wrt addr(Instruction[11:7]), // 5 bits
   .rg rd addr1(Instruction[19:15]), // 5 bits
   .rg_rd_addr2(Instruction[24:20]), // 5 bits
   // outputs
   .rg_rd_data2(Reg2)
   );
// Mux for ALU
MUX21 mux src(
  // inputs
   .D1(Reg2), // 32 bits
   .D2 (ExtImm), // 32 bits
   .S(alu src), // 1 bit
   // output
   .Y(SrcB) // 32 bits
   );
// Sign Extend
Imm Gen immediate generator(
  // input
   .InstCode(Instruction), // 32 bits
   // output
   .ImmOut(ExtImm) // 32 bits
   );
// ALU
alu 32 ALU(
  // inputs
  // outputs
```

Class: CECS 341 - Section 04 Lab 03 - DataMemory_Datapath

```
.ALU Out (ALU Result), // 32 bits
      .Carry_Out(Carry_out), // 1 bit
      .Zero(zero), // 1 bit
.Overflow(overflow) // 1 bit
       );
    assign alu result = ALU Result;
   // Mux for Data memory
   MUX21 mux memory to register (
      // inputs
      .D1(ALU Result), // 32 bits
      .D2(DataMem read), // 32 bits
      .S(mem2reg), // 1 bit
      // output
      .Y(WriteBack Data) // 32 bits
      );
   // Data Memory
   DataMem data memory (
     // inputs
      // output
       .read data(DataMem read) // 32 bits
       );
endmodule
```