# Computer Architecture and Organization CECS 341

LAB 3

CECS Department California State University, Long Beach

Fall 2020

Due on Friday 11/20/2020 by 11:00 pm

Through this course, we want to design a RISC-V Single Cycle Processor. Here in this Lab, we will work on the Datapath part of the processor. Part 1 reviews some information from Verilog regarding the design hierarchies. In Part 2, we review the RISC-V datapath. In part 3 we talk about how to design the data memory and in part 4 we talk about designing the datapath (as a top module) and in part 5 we test the datapath.

## 1 Manage Design Hierarchies with Component Declaration

This section shows you how to use partitioning and design management to manage larger design. Hierarchy is a way of managing a design by creating references to external, lower-level design modules from within a higher-level design module. The basic unit of hierarchy in Verilog is the component. A component is a Verilog module that is referenced as a lower-level module from another, higher-level module. A Verilog design (a particular module/architecture pair) can be referenced from another architecture as a Verilog component. Instantiating components within another design provides a mechanism for partitioned design, or for using existing designs as reusable components of larger designs.




Figure 1: Hierarchy and Components.

## 2 Datapath

Figure 2: RISC-V Datapath.




Figure 2 shows the datapath of a RISC-V single cycle processor. The instruction execution starts by using the program counter to supply the instruction address to the instruction memory. After the instruction is fetched, the register operands used by an instruction are specified by fields of that instruction. Once the register operands have been fetched, they can be operated on to compute a memory address (for a load or store), to compute an arithmetic result (for an integer arithmetic-logical instruction), or an equality check (for a branch). If the instruction is an arithmetic-logical instruction, the result from the ALU must be written to a register. If the operation is a load or store, the ALU result is used as an address to either store a value from the registers or load a value from memory into the registers. The result from the ALU or memory is written back into the register file. The blue lines interconnecting the functional units represent buses, which consist of multiple signals. The arrows are used to guide the reader in knowing how information flows. Since signal lines may cross, we explicitly show when crossing lines are connected by the presence of a dot where the lines cross.

Some of the inputs (RegWrite, ALUSrc, ALUCC, MemRead, MemWrite, MemtoReg) are control signals which are derived by a module named "Control". The control unit is supposed to be designed later and here in this lab you assume you have all the control signals as inputs.

Table 1 shows the list of Instructions that our Datapath supports.

imm[11:0] rs1 rd0010011 ADDI 000 imm[11:0 0010011 010 rdSLTI rs1imm[11:0]100 rd0010011 NORI rs1imm[11:0 110 rd0010011 ORI rs1imm[11:0]rs1111 rd0010011 ANDI 0000000 rs2rs1000 rd0110011 ADDSUB 0100000 rs2rs1000 rd0110011 0110011 SLT0000000 rs2rs1010rd0000000 100 0110011 NOR rs2rs1rd0000000 110 rs2rs1rd0110011 OR 0000000 rs2rs1111 rd0110011 AND

Table 1: Instruction Set.

**Note:** along with the provided instructions in Table 1, your datapath needs to support "lw" and "sw" instructions too. Table 2 and 3 shows format of these two data-transfer instructions.

	Table 3: Instruction Set (sw).							
1	imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW	

For this part, you need to save these two instructions into the "Instruction memory" that you designed in previous lab. The following two commands will write these two instructions into the instruction memory:

```
memory[18] = 32'h02b02823; // sw r11, 48(r0) alu_result = 32'h00000030 memory[19] = 32'h03002603; // lw r12, 48(r0) alu_result = 32'h00000030 r12 = 32'h00000005
```

## 3 Lower Level Modules

imm[11:0


As it is shown in Figure 2, there is a top module (Datapath) and nine lower-level modules (FlipFlop, HA, Instr\_mem, RegFile, Imm\_Gen, Mux (two instantiations), ALU, data\_mem). You have already designed four lower-modules such as FlipFlop, Inst\_mem,RegFile, and ALU. HA module can be easily implemented in Verliog using "+" operation (simply adding PC with value 4: PC\_Next = PC + 4). Imm\_Gen and Mux designs also provided for you in Lab 2.

In this lab, we start by designing the last sub-module which is Data\_mem.

**Note**: 32-bit ALU design is also provided for you in section 3.3. You are welcome to use your own ALU design , if your design got the full credit.

## 3.1 Data Memory

Same as the Instruction memory (refer to the previous lab), the data memory in our processor is byte addressable. We can store 128 data each with 32 bits ( $128 \times 32$ ). To address  $128 \times 4 = 512$  bytes 9 bits are required for address line. These 9-bits come from the 9 LSBs of the output of the ALU (ALU\_Result). To read a data we need an address and the read enable signal (MemRead). To write a data we need an address, the write enable signal (MemWrite), and a data to write (Write\_data).



**Note**: Use the provided module definition to design your Data Memory. Otherwise, your submission will not be considered for grading.

#### Code 1: Data Memory

```
timescale 1ns / 1ps
// Module definition
module DataMem(MemRead, MemWrite, addr, write_data, read_data);
//Define I/O ports
// Describe data_mem behaviour
endmodule // data_mem
```

#### 3.1.1 Result Mux

The MUX on the output of the Data Memory will decide whether the writing data (to the register file) should come from the ALU or come from the Data Memory (refer to Figure 2). You can use 2-to-1 Mux design from Lab 2.

#### 3.2 Immediate Generator

Use the code provided in Lab 2.

#### 3.3 32-bit ALU

#### Code 2: 32-bit ALU


```
module alu_32(
      input
             [31:0] A_in,B_in,
                                        // ALU 32 bit inputs
2
                                        // ALU 4 bits selection
      input
             [3:0]
                    ALU_Sel,
3
      output [31:0] ALU_Out,
                                        // ALU 32 bits output
                     Carry_Out,
      output reg
                                        // 1 bit Zero Flag
      output
                     Zero,
                                        // 1 bit Overflow flag
      output reg
                     Overflow = 1'b0
       );
     reg
          [31:0] ALU_Result;
     reg [32:0] temp;
10
     reg [32:0] twos_com; // to hold 2'sc of second source of ALU
11
     assign ALU_Out
                     = ALU_Result;
                                                   // ALU Out
                       = (ALU_Result == 0);
                                                 // Zero Flag
     assign Zero
14
15
     always @(*)
16
       begin
^{17}
        Overflow = 1'b0;
18
        Carry_Out = 1'b0;
19
        case(ALU_Sel)
20
           4'b0000: // and
21
             ALU_Result = A_in & B_in;
22
23
           4'b0001: // or
24
             ALU_Result = A_in | B_in;
           4'b0010: // Signed Addition with Overflow and Carry_out checking
27
28
                 ALU_Result = $signed(A_in) + $signed(B_in);
29
                 temp = {1'b0, A_in} + {1'b0, B_in};
30
                Carry_Out = temp[32];
31
```

```
if ((A_in[31] & B_in[31] & ~ALU_Out[31]) |
32
                 (~A_in[31] & ~B_in[31] & ALU_Out[31]))
33
                      Overflow = 1'b1;
                 else
35
                      Overflow = 1'b0;
36
               end
37
38
            4'b0110: // Signed Subtraction with Overflow checking
39
40
41
                 ALU_Result = $signed(A_in) - $signed(B_in);
                 twos_com = (B_in) + 1,b1;
42
                 if ((A_in[31] & twos_com[31] & ~ALU_Out[31]) |
43
                 (~A_in[31] & ~twos_com[31] & ALU_Out[31]))
44
                      Overflow = 1'b1;
45
                 else
46
                      Overflow = 1'b0;
47
               end
48
49
             4'b0111: // Signed less than comparison
50
               ALU_Result = ($signed(A_in) < $signed(B_in))?32'd1:32'd0;
51
52
             4'b1100: //
53
                           nor
               ALU_Result = ~(A_in | B_in);
54
55
             4'b1111: // Equal comparison
56
               ALU_Result = (A_in==B_in)?32'd1:32'd0 ;
57
58
             default: ALU_Result = A_in + B_in ;
59
           endcase
        end
62
   endmodule
63
```

# 4 Higher Level Module

Now that we have designed all of the submodules, we can use them as a component and design the Datapath. Here again, you see the Datapath. Blue lines are some wires which we used to connect the submodules. Define these blue lines as "wire" and connect the components to complete the Datapath.

Note: In data path design (which is a top module), you need to instantiate from each sub module and make wire connections as it is shown in the figure bellow.



**Note**: For Datapath code, we used lowercase letters for input/output naming. You need to use the exact code samples provided for you to design the Datapath and tb\_Datapath. Otherwise, your submission will not be considered for grading.

Use the following code for the module definition of your Datapath.


Code 3: Datapath

```
module data_path #(
       parameter PC_W = 8,
                                   // Program Counter
2
       parameter INS_W = 32,
                                   // Instruction Width
       parameter RF_ADDRESS = 5, // Register File Address
       parameter DATA_W = 32,
                                   // Data WriteData
5
       parameter DM_ADDRESS = 9, // Data Memory Address
6
                                   // ALU Control Code Width
       parameter ALU_CC_W = 4
7
    ) (
       input
                                clk,
                                             // CLK in Datapath figure
                                             // Reset in Datapath figure
10
       input
                                reset,
       input
                                reg_write,
                                             // RegWrite in Datapath figure
11
       input
                                            // MemtoReg in Datapath figure
                                mem2reg,
12
       input
                                alu_src,
                                            // ALUSrc in Datapath figure
13
                                            // MemWrite in Datapath Figure
       input
                                mem_write,
14
                                            // MemRead in Datapath Figure
       input
                                mem_read,
15
               [ALU_CC_W-1:0]
                                             // ALUCC in Datapath Figure
                                alu_cc,
       input
                                            // opcode in Datapath Figure
       output
                         [6:0]
                                opcode,
17
                         [6:0]
                                funct7,
                                           // Funct7 in Datapath Figure
       output
18
       output
                        [2:0]
                                funct3,
                                           // Func3 in Datapath Figure
19
       output
                 [DATA_W-1:0]
                                alu_result // Datapath_Result in Datapath Figure
20
21
22
      Write your code here
23
24
25
   endmodule
                // Datapath
26
```

**Important**: we want you to have separate source files for each of the datapath submodules. As you can see in the picture bellow, in the "Design Sources" section, all the submodules are included along with data\_path design (data\_path is the top module and other modules listed bellow it are the submodules in the design).

**Note:** In this picture, you don't see any submodule design for MUX, since MUX is designed with another method using Verilog statements. You can use the provided sample code for MUX (in Lab 2+),

and in this case, you also need to include MUX source code in "Design Sources" section.



## 5 Test the Datapath

Use the provided test-bench to test your Datapath design.


Code 4: tb\_Datapath

```
module dp_tb_top();
2
     /** Clock & reset **/
3
     reg clk, rst;
     always begin
        #10;
        clk = ~clk;
9
     initial begin
10
        clk = 0;
11
        @(posedge clk);
        rst = 1;
13
        @(posedge clk);
14
        rst = 0;
15
     end
16
17
     /** DUT Instantiation **/
18
                    reg_write ;
19
     wire
     wire
                    mem2reg
20
     wire
                    alu_src
21
     wire
                    mem_write
22
     wire
                    mem_read
23
            [3:0]
     wire
                    alu_cc
24
            [6:0]
                    opcode
     wire
            [6:0]
     wire
                    funct7
26
     wire
           [2:0]
                    funct3
27
     wire [31:0]
                    alu_result ;
28
```

```
29
     data_path dp_inst(
30
                                  ),
       .clk
                    ( clk
31
       .reset
                    (rst
32
       .reg_write ( reg_write
33
       .mem2reg
                    ( mem2reg
34
       .alu_src
                    ( alu src
35
       .mem_write ( mem_write
36
                  ( mem_read
       .{\tt mem\_read}
                                  ),
       .alu_cc
                    ( alu_cc
39
       .opcode
                    ( opcode
                                  ),
       .funct7
                    (funct7
40
       .funct3
                    (funct3
41
       .alu_result ( alu_result )
42
43
44
     /** Stimulus **/
     wire [6:0] R_TYPE, LW, SW, RTypeI;
46
47
     assign R_TYPE = 7'b0110011;
48
     assign LW
                     = 7'b0000011;
49
                     = 7'b0100011;
     assign SW
50
     assign RTypeI = 7'b0010011;
52
53
                       = (opcode==LW || opcode==SW || opcode == RTypeI);
     assign alu_src
54
     assign mem2reg
                       = (opcode==LW);
     assign reg_write = (opcode==R_TYPE || opcode==LW || opcode == RTypeI);
     assign mem_read = (opcode==LW);
     assign mem_write = (opcode==SW);
59
     assign alu_cc = ((opcode==R_TYPE || opcode == RTypeI)
60
                      && (funct7 == 7'b0000000) && (funct3 == 3'b000)) ? 4'b0010 :
61
                      ((opcode==R_TYPE || opcode == RTypeI)
62
                      && (funct7 == 7'b0100000)) ? 4'b0110 :
63
                      ((opcode == R_TYPE || opcode == RTypeI)
                      && (funct7 == 7'b0000000) && (funct3 == 3'b100)) ? 4'b1100 :
65
                      ((opcode == R_TYPE || opcode == RTypeI)
66
                      && (funct7 == 7'b0000000) && (funct3 == 3'b110)) ? 4'b0001 :
67
                      ((opcode==R_TYPE || opcode == RTypeI)
68
                      && (funct7 == 7'b0000000) && (funct3 == 3'b111)) ? 4'b0000 :
69
                      ((opcode == R_TYPE || opcode == RTypeI)
                      && (funct7 == 7'b00000000) && (funct3 == 3'b010)) ? 4'b0111 :
                      ((opcode == R_TYPE || opcode == RTypeI)
72
                      && (funct3 == 3'b100)) ? 4'b1100 :
73
                      ((opcode == R_TYPE || opcode == RTypeI)
74
                      && (funct3 == 3'b110)) ? 4'b0001 :
75
                      ((opcode == R_TYPE || opcode == RTypeI)
76
                      && (funct3 == 3'b010)) ? 4'b0111 :
77
                      ((opcode==LW || opcode == SW)
78
                      && (funct3 == 3'b010))? 4'b0010 : 0;
79
80
     initial begin
81
       #420;
82
       $finish;
     end
85
   endmodule
```

Check the outputs (opcode, funct3, funct7, alu\_result) to see if they are correct. Put a screenshot of the wave in your report.

Here you can see screenshot of the waveform for the datapath design:



## 6 Assignment Deliverable

Your submission should include the following:

- Block designs and testbenches. (FlipFlop.v, Instr\_mem.v, RegFile.v, Imm\_Gen.v, Mux.v, ALU.v, Data\_mem.v, Datapath.v. tb\_Datapath.v)
- If you designed a HA module to perform PC + 4 operation, you need to include it in your submission files. Otherwise (in case of using simple "PC\_Next = PC + 4"), no need to submit any design code for HA module.
- A report in **pdf** format. Your report should have all details for your design + screenshot of the wave. Each report should include group members if your are working as a group.

**Note1**: Compress all files (.v files + report) into zip and upload to the **Beachboard Dropbox** before deadline.

Note2: Use the code samples that are given in the lab description. The module part of your code should exactly look like the code sample otherwise your submission will not be considered for grading.