ECE 164: Final Project

Giao Tran PID: A15490453

Email: ghtran@ucsd.edu

Thao Nguyen PID: A15409684

Email: tnn001@ucsd.edu

The first approach was to calculate the total gain expression of the amplifier by separating the amplifier into the first folded cascode stage and the second CS amplifier stage. The gain expression of the first stage is $A_{\text{folded cascode}} = -g_{m3}[(g_{m5}r_{o5}r_{o4})||(g_{m6}r_{o6}(r_{o7}||r_{o3}))]$, this was calculated by using the half circuit approach after realizing its symmetry. The gain expression for the CS amplifier stage is $A_{\text{amplifier}} = -g_{m9}(r_{o8}||r_{o9})$, this was calculated using a small signal model; thus, the combined gain is $A_{\text{total}} = (A_{\text{folded cascode}})$ ($A_{\text{amplifier}}$).

The second approach was finding the expressions for the poles, zeros, and phase margin using a simplified reference transconductance circuit. The output impedance from the folded cascode is $R_{\text{out_cascode}} = [(g_{\text{ms}}r_{\text{os}}r_{\text{os}})||(g_{\text{m6}}r_{\text{o6}}(r_{\text{o7}}||r_{\text{o3}}))]$, the output impedance of the CS stage is $R_{\text{out_CS}} = (r_{\text{o8}}||r_{\text{o9}})$. Thus, the first pole $w_{\text{pole_1}} = \frac{-1}{(C_c^* g_{m9}^* R_{out\,cascode} R_{out\,CS})}$, the second pole $w_{\text{pole_2}} = \frac{-g_{m9}}{C_l}$. Next, the unity bandwidth pole is $w_{\text{unity}} = (A_{\text{total}})(w_{\text{pole_1}})$, and after some cancellation the $w_{\text{unity}} = \frac{-g_{m9}}{C_c}$. Finally, we calculated the location of the zero to be at $w_{\text{zero}} = \frac{-g_{m9}}{C_c(-g_{m9}^* R_z - 1)}$ and included the zero in to the phase margin expression PM= 90° - $\tan^{-1}(\frac{w_{unity}}{w_{nole2}})$ - $\tan^{-1}(\frac{w_{unity}}{w_{zeros}})$.


Next, the derived equations were used to find the current ratios of the cascode structure. Setting the unity gain spec to $w_{unity} = \frac{-g_{m3}}{C_c} = \frac{-1}{2\pi}$. $\frac{2I_3}{v_{ov}} = 130$ MHz. Thus, the resulting $I_3 = 163.36$ uA and since M_3 is a differential pair, $I_1 = 2I_3 = 326.72$ uA. To find the ratio between $I_4 = I_5 = I_6$ and I_3 , we set the target gain of the cascode stage to be 50 dB. Putting the g_m 's and r_o 's in terms of their respective currents and approximating $\lambda = 0.2$ and $V_{ov} = 0.2V$ for both NMOS and PMOS after sweeping v_{ds} and i_{ds} values on Cadence. The resulting ratio is $\frac{I_4}{I_3} = 2.27$, which leads to $I_4 = 2.27I_3 = 370.83$ uA. Notice that $M_4 M_5 M_6$ have the same current running through and M_7 's current is from M_3 and $M_{4,5,6}$, therefore, $I_7 = I_4 + I_3 = 534.19$ uA. To find the last set of currents $I_8 = I_9$, the phase margin equation was set to the desired 65° and $Rz \to +\infty = \frac{1}{g_{m9}}$ and evaluated. Again substituting the g_m 's for their currents, it was found that $\frac{I_9}{I_3} = 2.14$, thus, $I_8 = I_9 = 350$ uA. Early in the designing process C_c is set to 2pF, and will later be adjusted to meet the PM and GM specs.

With all the desired currents found, the (W/L)'s of the transistors can be derived by using the saturation current equation. Our results are $(W/L)_1 = (W/L)_2 = 332.72$, $(W/L)_3 = 166.35$, $(W/L)_4 = (W/L)_5 = 377.63$, $(W/L)_6 = 69.39$, and $(W/L)_7 = 99.96$. To start, we standardized and chose a big value for all the transistor L's so that channel length modulation can be neglected. We settled for L = 0.1 um and set the widths based on the ratios above.


To isolate the amplifier design, some biasing structures were used to fixed idle currents and voltages. The current through M_1 is biased using a PMOS current mirror called M_{1x} with fixed ideal current of 326.72uA, and a fixed voltage source Vb=800mV is set to a voltage that

ensures all transistors are in saturation. M_6 and M_7 are biased using a magic battery to set a fixed current of 370.83uA and a fixed gate voltage for M_6 at about 757mV. Lastly, the common mode input voltage is set to 400mV with opposite phase.


Schematic with just (W/L)



Schematic with Ids, vgt, gm, rout, region



Schematic with just the node voltages



All hand calculations are here

From the above equation, $I_3 = 163.36 \text{ uA}$. $I_{1,2} = 2I_3 = 326.72 \text{ uA}$.

Aiming for 60 dB Gain, so 50 dB for 1st stage, 10 dB for second stage
$$50 \text{ dB gain} \rightarrow -gm_3 \left[gm_5 r_{05} r_{04} \parallel gm_6 r_{06} \left(r_{07} \parallel r_{03} \right) \right] = 316.23$$

$$-\frac{21_{03}}{V_{0V_3}} \left[\frac{21_{05}}{V_{0V_5}} \cdot \frac{1}{\lambda_5 l_{05}} \cdot \frac{1}{\lambda_4 l_{04}} \parallel \frac{21_{06}}{V_{0V_6}} \cdot \frac{1}{\lambda_6 l_{06}} \left(\frac{1}{\lambda_7 l_{07}} \parallel \frac{1}{\lambda_3 l_{03}} \right) \right]$$

$$= -\frac{21_{03}}{V_{0V_3}} \left[\frac{2}{V_{0V_5}} \frac{1}{\lambda_5 \lambda_4 l_{04}} \parallel \frac{2}{\lambda_6 V_{0V_6}} \left(\frac{1}{\lambda_7 l_{07}} \parallel \frac{1}{\lambda_3 l_{03}} \right) \right]$$

finding ratio between 14 = 15 = 16 (cascode) and 13:

$$\frac{-2l_{3}}{0.2} \left[\frac{2}{0.1^{2} \ 0.2 \ l_{4}} \right] \left[\frac{2}{6.1(0.2)} \left(\frac{1}{0.1(l_{3}+l_{3})} \right] \right] = 316.23$$

$$\frac{l_{4}}{l_{3}} \approx 2.27$$

From the above ratio, $I_{4,5,6} = 370.83 \text{ uA}$. $I_7 = I_4 + I_3 = 534.19 \text{ uA}$.

Vsing phase mangin spec to find
$$|g| = |q|$$
:

$$PM = q0^{\circ} - \tan^{-1}\left(\frac{\omega_{0}}{\omega_{P2}}\right) - \tan^{-1}\left(\frac{\omega_{0}}{\omega_{2}}\right) = 65^{\circ}$$

$$= q0^{\circ} - \tan^{-1}\left(\frac{-9m_{3}/cc}{-9m_{9}/cc}\right) - \tan^{-1}\left(\frac{-9m_{3}/cc}{-\frac{9m_{9}}{c_{c}}(gm_{9}R_{2}-1)}\right)$$

$$= q0^{\circ} - \tan^{-1}\left(\frac{-2l_{3}}{c_{c}Vov}\right) - \tan^{-1}\left(\frac{-2l_{3}}{c_{c}Vov}\right) - \frac{2l_{9}/Vov}{c_{c}\left(\frac{-2l_{9}}{Vov}R_{2}-1\right)}$$

$$= q0^{\circ} - \tan^{-1}\left(\frac{l_{3}}{l_{9}}\right) - \tan^{-1}\left(\frac{l_{3}}{l_{9}}\cdot\left(-\frac{2l_{9}}{Vov}R_{2}-1\right)\right)$$

$$= e^{-1}\left(\frac{l_{3}}{l_{1}}\right) - \tan^{-1}\left(0\right) = 65^{\circ}$$

$$= \tan^{-1}\left(\frac{l_{3}}{l_{1}}\right) - \tan^{-1}\left(0\right) = 65^{\circ}$$

$$= \tan^{-1}\left(\frac{l_{3}}{l_{1}}\right) = 25^{\circ} \Rightarrow \frac{l_{3}}{l_{9}} = 0.466 \Rightarrow \frac{l_{9}}{l_{3}} = 2.14$$

From the above ratio, $I_8=I_9=350$ uA.

Using the saturation current equation, the (W/L) ratios and respective W and L values are:

$$kp' = 49.1 \, \text{mA/V}^{2} \qquad \text{using } L = 1 \, \text{m}$$

$$kp' = 267.2 \, \text{mA/V}^{2}$$

$$l_{3} = \frac{1}{2} \, \text{kp'} \left(\frac{W}{L}\right)_{3} \, \text{Vov}^{2} \Rightarrow \left(\frac{W}{L}\right)_{3} = 166.35$$

$$W_{3} = 166.35 \, \text{Mm}$$

$$l_{1} = \frac{1}{2} \, \text{kp'} \left(\frac{W}{L}\right)_{1} \, \text{Vov}^{2} \Rightarrow \left(\frac{W}{L}\right)_{1} = \left(\frac{W}{L}\right)_{2} = 332.72 \, \text{mm}$$

$$l_{4} = \frac{1}{2} \, \text{kp'} \left(\frac{W}{L}\right)_{4} \, \text{Vov}^{2} \Rightarrow \left(\frac{W}{L}\right)_{4} = \left(\frac{W}{L}\right)_{5} = 377.63 \, \text{m}$$

$$l_{4} = l_{6} = \frac{1}{2} \, \text{kn'} \left(\frac{W}{L}\right)_{6} \, \text{Vov}^{2} \Rightarrow \left(\frac{W}{L}\right)_{6} = 69.39 \, \text{mm}$$

$$\left(\frac{W}{L}\right)_{3} = 99.96 \, , \quad W_{4} = 99.96 \, \text{m}$$

gm colculations (values from hand calculations)

$$\Im m_{1} = \Im m_{2} = \frac{2 I_{1/2}}{V_{0V}} = \frac{2(326.72 \text{ mA})}{200 \text{ mV}} = 3.26 \text{ mS}$$

$$\Im m_{3} = 2 I_{3} = \frac{2(326.72 \text{ mA}/2)}{200 \text{ mV}} = 1.63 \text{ mS}$$

$$\Im m_{415,6} = \frac{2 I_{4}}{V_{0V}} = 3.7 \text{ mS}$$

$$\Im m_{7} = \frac{2 I_{7}}{V_{0V}} = 5.3 \text{ mS}$$

$$\Im m_{8} = \Im m_{9} = \frac{2 I_{8,9}}{V_{0V}} = 3.5 \text{ mS}$$

Deriving the equation of the zeros:

Early values of C_c and R_z

$$R_{z} = \frac{C_{c} + C_{c}}{C_{c}(g_{mq})}$$
For $C_{c} = 2pF$ and $C_{L} = 2pF$

$$R_{z} = \frac{(2pF) + (2pF)}{(2pF)(3,5m5)} = 517.4 \Omega$$

Power dissipation of amplifier $P(dc) = Vdd(2I_1 \cdot 2I_4 \cdot 3I_8) = 5.81 \text{ mV}$

| Parameters | Hand Calculations | Cadence Values |
|---|-------------------|----------------|
| I_1,I_2 | 326.72 uA | 323uA |
| I ₃ | 163.36 uA | 161.6uA |
| I ₄ , I ₅ , I ₆ | 370.83 uA | 370uA |
| I_7 | 534.19 uA | 532uA |
| I ₈ , I ₉ | 350 uA | 218.2uA |
| g _{m1} , g _{m2} | 3.26 mS | 3.107mS |
| g_{m3} | 1.63 mS | 1.557mS |
| g _{m4} , g _{m5} , g _{m6} | 3.7 mS | 3.673mS |

| g_{m7} | 5.3 mS | 5.927mS |
|---|---------|------------------|
| g _{m8} , g _{m9} | 3.5 mS | 2.129mS, 2.087mS |
| C _c | 2 pF | 1.58 pF |
| R _z | 517.4 Ω | 1.5 kΩ |
| Power dissipation (dc) Includes all biasing components. | 5.81 mV | 4.23mV |

Biasing and ratios troubles

In the very early stage of designing, we initially set the lengths of all the transistors to 180n, however, we soon realized that making the length at the minimum will cause channel length effects rendering our hand calculations to look nothing like simulation. Thus, we changed all the lengths into 1 um which made most of our hand calculations match up with simulations. Next, we had some problem with biasing the amplifier to meet the desired currents. Transistors M_{7a} and M_{7b} keep going into triode at the slightest change to the lengths of $M_{4,5,6}$ even though the currents, overdrive voltage, and the (W/L) ratios for the entire cascode remain constant. Which is why during simulation, we continuously had to change the (W/L) ratio of M_7 to ensure it stays in saturation. This is why the ratio for M_7 in simulation is at a 212 while the hand calculated ratio is around 100.

AC components problems

Running our first simulation with the initial hand calculated W/L's, currents, and other design parameters, our simulation only met the gain requirement with 70 dB as well as the unity gain bandwidth spec. However, we did not meet the phase margin (we had negative phase) or the gain margin. We ran into the problem of meeting one spec (like phase margin) and being unable to meet the other (like unity gain bandwidth) because the unity gain bandwidth relies on the dominant pole whereas the phase margin relies on the first non dominant pole. Therefore, increasing the UGBW will degrade the PM.

To solve this, we decreased Cc from 2 pF to 1.58 pF to move the poles up to a higher frequency. We aimed to increase Cc such that we hit our UGBW spec with room to spare such that we can tweak our circuit and meet the PM spec. To compensate for the PM after hitting the UGBW, we used pole-zero cancellation to cancel the second pole by setting R_z to $(C_c + C_L)/(C_c g_{m2})$. However, the pole-zero cancellation calculated value of Rz did not give us the desired phase margin, so we increased it a little more to $1.5k\Omega$, placing the zero after the second pole, until it gave us the correct phase margin. To mitigate the effect of extra non-dominant poles on our gain and phase margins, we lowered the output impedance at target nodes by reducing the length of our devices while keeping their ratio unchanged. This is why L=0.3 um instead of the


initial L=1 um in the schematic. Because we decreased L in many of our devices, the gain changed from 70 dB to 60 dB. We iterated through many design choices: different L's to reduce output impedance as well as different combinations of Cc and Rz until we could hit both the UGBW and PM specs.

All the calculated currents and gm's remain very similar to the simulated values, with some minor discrepancies. Error can be attributed to the difference in transistor Vov's. We approximated Vov = 0.2 V for our hand calculations, but it ranged from 0.15-0.22 V. We also neglected channel length modulation in our current calculations, which could also explain the slight deviations. In our simulation, L = 0.3 um, so channel length could be affecting the currents and, therefore, the transconductance. The only dramatically different changes in the table are the values for I_8 , I_9 and consequently g_{m8} and g_{m9} . This was because our desired currents and W/L ratios for M_8 and M_9 put those transistors in triode. To place them in saturation, we used the saturation current equation, kept the W/L ratio the same, and solved for the correct currents needed.

Below is the Bode plot containing the DC gain, Unity Gain bandwidth and Phase Margin


- DC gain is shown by Marker M9: Gain=60dB
- Unity Gain Bandwidth is shown by marker M10: f_{unity_gain} =145MHz
- Phase Margin is shown by markerM10 and M11: -115°-180° = 65°

Page 9




Below is the bode plot for only the Gain Margin

• Gain Margin is shown by marker M11 and M12: -(-7.904dB)=7.094dB



Page 10



Regrettably, we were unable to meet the gain margin. We understood our gain equations, where all the AC components such as the poles and zeros derivations came from, and how the biasing circuit is supposed to connect to the amplifier circuits. Everything made sense up to the point of the simulations where a lot of our hand calculations no longer matter due to confusing discrepancies and "invisible" components such as channel length and intrinsic capacitors that messed with our gain and phase margin. We have tried countless iterations with the nulling resistor Rz and Cc to barely meet our phase margin specs and gain spec but they just did not work. We tried to calculate the locations of the poles using the currents and any other values that were available to cancel out poles and to move the zeros, but that didn't work either. Our gain margin is 7dB off and we are still confused on how to fix this problem.

We learned a lot about the design process and how important it is to analyze a large circuit in smaller parts with derived equations before jumping to any cadence simulation. We also learned that frequency planning is one of the most important considerations and that it should be the foremost step in the design process. In fact, the frequency planning was one of the biggest mistakes we made in our project, and if I had the chance to redo the project again, I would have given it a lot more thought during the initial design process. We approached the project with gain in mind first, and did not really think about the positioning of our poles and zeros until after we simulated the circuit and found that none of the ac requirements were met.