


CO224 - Computer Architecture 2024  
Department of Computer Engineering  
Lab 5 – Building a Simple Processor  
Part 5 – Extended ISA – Report

Group 02 – Dilshan D.M.T. (E/20/069) Karunarathne K.N.P. (E/20/189)

In Part 5, the CPU's instruction set was expanded by adding five new instructions. This required modifying the original CPU hardware and implementing several changes and restrictions in the CPU's assembler.

CPU assembler with the new instructions displayed below:




```
CO224Assembler.c 4, M X  shift.v U  cpu.v M  sample_program.s M  registerFile.v
CO224Assembler.c > main(int, char * [])
37  int main(int argc, char *argv[])
40      /* OP-CODE DEFINITIONS
41      Change these according to op-codes assigned in your processor architecture
42      *****/
43      char *op_loadi = "00000000";
44      char *op_add = "00000001";
45      char *op_mov = "00000010";
46      char *op_sub = "00000011";
47      char *op_and = "00000100";
48      char *op_or = "00000101";
49      char *op_j = "00000110";
50      char *op_beq = "00000111";
51      char *op_bne = "00001000";
52      char *op_mult = "00001001";
53      char *op_sll = "00001010";
54      char *op_srl = "00001011";
55      char *op_sra = "00001100";
56      char *op_ror = "00001101";
57      char *op_mult = "00001001";
58      /******/
59
60      const char delim[] = " ";
```

The new instructions and their intended usage are detailed below:

mult <r4> <r2> <r1> : Multiplies the values in r1 and r2 and stores result in r4  
sll <r3> <r2> <offset>: Logically left shifts r2 by offset value and stores result in r4  
srl <r5> <r2> <offset>: Logically right shifts r2 by offset value and stores result in r5  
sra <r1> <r7> <offset>: Arithmetically right shifts r7 by offset value and stores result in r1  
ror <r4> <r1> <offset>: Rotates r1 right by offset value and stores result in r4  
bne <offset> <r1> <r2>: Branches based on offset if values in r1 and r2 are not equal

To support these new instructions, we made a slight adjustment to the Branch/Jump hardware and added several functional units to the CPU's ALU. These modifications are depicted in the updated CPU block diagram and the ALU functions table provided below.

CPU block diagram:



ALU functions:

| Select | Function | Description   | Supported Instruction | Delay |
|--------|----------|---|-----------------------|-------|
| 000    | FORWARD  | DATA2→RESULT  | loadi,mov             | #2    |
| 001    | ADD      | DATA1+ DATA2→RESULT   | add,sub,beq,bne       | #2    |
| 010    | AND      | DATA1& DATA2→RESULT   | and                   | #1    |
| 011    | OR       | DATA1  DATA2→RESULT   | or                    | #1    |
| 100    | LSHIFT   | DATA1<<DATA2→RESULT   | sll                   | #2    |
| 101    | RSHIFT   | (Logical Shift)<br>DATA1>>DATA2→RESULT<br><br>Or (Arithmetic Shift)<br>DATA1>>>DATA2→RESULT<br><br>Or Rotate Right DATA1 by DATA2<br>times (Operation chosen depends on<br>first two MSB bits of DATA2) | sra,srl,ror           | #2    |
| 110    | MULT     | DATA1*DATA2→RESULT  | mult                  | #2    |

The instruction set used in this implementation is shown as follows:

loadi 1 0x05 (Load the immediate value 5 to register 1)

loadi 2 0xF5 (Load the immediate value F5 to register 2)

loadi 7 0xF0 (Load the immediate value F0 to register 7)

-----New Instructions-----

mult 4 1 2 (multiply value in register 1 by value in register 2, and place the result in register 4)

sra 1 7 0x02 (apply arithmetic shift right 2 times on value in register 7, and place the result in register 1)


srl 5 2 0x08 (apply logical shift right 8 times on value in register 2, and place the result in register 5)

sll 3 2 0x08 (apply logical shift left 8 times on value in register 2, and place the result in register 3)

ror 4 1 0x02 (apply rotate right 2 times on value in register 1, and place the result in register 4)

bne 0x02 1 2 (if values in registers 1 and 2 are not equal, branch 2 instructions forward)

Instruction set taken in the implementation:




The screenshot shows a Verilog IDE with a dark theme. At the top, there are tabs for 'alu.v', 'M', and 'cpu\_tb.v'. Below the tabs, a file named 'sample\_program.s' is open. The code is written in assembly and consists of nine lines, each with a line number on the left. A vertical blue dashed line is positioned at the start of line 5. To the left of the code, there are several labels: 'M' next to line 1, 'U' next to line 2, 'M' next to line 6, and 'U' next to line 7. The code itself is as follows:

```
1  loadi 1 0x05
2  loadi 2 0xF5
3  loadi 7 0xF0
4  mult 4 1 2      //
5  sra 1 7 0x02    //
6  srl 5 2 0x08    //
7  sll 3 2 0x08    //
8  ror 6 2 0x05    //
9  bne 0xFC 1 2    //
```

## RSHIFT Unit

The three right shift instructions `srl/sra/ror` were implemented using a single functional unit called RSHIFT, which manages all right shift and rotate operations.

Here is the hardware implementation of right shift unit:



This unit determines the correct operation to perform based on the first two most significant bits (MSBs) of the shift value provided in DATA2.

These different operations identified as shown below by this method:

```
// Right logical, arithmetic shift , rotate
// data2 [7:6] --> 00 logical
//                --> 01 arithmetic
//                --> 10 rotate
```

As with the RSHIFT unit, only the first three least significant bits (LSBs) of the shift value are considered, Since shifts greater than 8 logically shift generate 0 value, arithmetic shift generates -1 and rotate generates the same value. As the above diagram we shift binary values using 2x1 Mux. The empty blocks were right shifted using 3x1 Mux. Input of the 3x1 Mux will decide whether it's a rotate arithmetically shifted or logically .

srl/sra/ror:

|                |                         |  |               |     |  |
|----------------|-------------------------|--|---------------|-----|--|
|                |                         |  |               |     |  |
| PC Update      | Instruction Memory Read |  | Register Read | ALU |  |
| #1             | #2                      |  | #2            | #1  |  |
|                | PC+4 Adder              |  | Decode        |     |  |
|                | #1                      |  | #1            |     |  |
| Register Write |                         |  |               |     |  |
| #1             |                         |  |               |     |  |




Figure : Arithmetical right shift(sra)

Even Though We have added 2 unit delay to the alu the total delay we get after the register read is 1 unit.




Figure : Logical shift right (srl)

srl/sra/ror:

|                |                         |  |               |     |
|----------------|-------------------------|--|---------------|-----|
|                |                         |  |               |     |
| PC Update      | Instruction Memory Read |  | Register Read | ALU |
| #1             | #2                      |  | #2            | #1  |
|                | PC+4 Adder              |  | Decode        |     |
|                | #1                      |  | #1            |     |
| Register Write |                         |  |               |     |
| #1             |                         |  |               |     |

srl/sra/ror:

|           |                         |  |               |     |
|-----------|-------------------------|--|---------------|-----|
|           |                         |  |               |     |
| PC Update | Instruction Memory Read |  | Register Read | ALU |
| #1        | #2                      |  | #2            | #1  |
|           | PC+4 Adder              |  | Decode        |     |



|                |    |  |    |  |
|----------------|----|--|----|--|
|                | #1 |  | #1 |  |
| Register Write |    |  |    |  |
| #1             |    |  |    |  |





Figure : rotation (ror)

LSHIFT Unit

Another functional unit was added to the ALU to enable bitwise left shift operations, using multiple layers of multiplexers (MUXes) similar to the logical shift right to produce the shifted output.

Given the 8-bit size of the data word, shifting by a value greater than 8 gives the same result zero. To reduce hardware complexity, the shifter only supports shift operations up to 8 shifts.



The timing for the left shift instruction is as follows



|                |                         |  |               |     |
|----------------|-------------------------|--|---------------|-----|
|                |                         |  |               |     |
| PC Update      | Instruction Memory Read |  | Register Read | ALU |
| #1             | #2                      |  | #2            | #2  |
|                | PC+4 Adder              |  | Decode        |     |
|                | #1                      |  | #1            |     |
| Register Write |                         |  |               |     |
| #1             |                         |  |               |     |

Mult Unit


For the MULT instruction, a separate functional unit was added to the ALU. This unit uses an array of Full Adders and Half Adders arranged in multiple layers to compute each bit of the output. The Full Adder was also implemented as a module using half adders and the half adder was made using basic combinational logic.



However, the multiplier is limited by the need to fit the result within 8 bits. Therefore, any multiplication operation which needs a result greater than 255 will result in an inaccurate output.

Since the MULT unit uses a large array of Adders, it can be assumed that a significant amount of time is taken for the calculation of the result when compared with the other functional units of the ALU. Therefore, a simulation delay of #2 time units was introduced for this unit.

The timing for the MULT instruction is as follows



|                |                         |  |               |     |
|----------------|-------------------------|--|---------------|-----|
|                |                         |  |               |     |
| PC Update      | Instruction Memory Read |  | Register Read |     |
| #1             | #2                      |  | #2            | ALU |
|                | PC+4 Adder              |  | Decode        |     |
|                | #1                      |  | #1            |     |
| Register Write |                         |  |               |     |
| #1             |                         |  |               |     |

BNE instruction

If BNE is high and ZERO is LOW then its identified as BNE True or If BjSelect is high and ZERO is HIGH then it is identified as BEQ is True and it branch to the relevant location.

Signals

Time

CLK =

INSTRUCTION[31:0] =

PC[31:0] =

PCPLUS4[31:0] =

ALUOP[2:0] =

OPCODE[7:0] =

SHIFTFLEFTADDRESS[31:0] =

REGOUT2\_2SCOMP[7:0] =

OUT2ADD[2:0] =

OUT2[7:0] =

DATA2[7:0] =

OUTIADD[2:0] =

OUT1[7:0] =

DATA1[7:0] =

INADDR[2:0] =

IN[7:0] =

RESULT[7:0] =

BRANCH =

RD[7:0] =

BRANCHMUXSELECT =

NEXTPCMUXSELECT =

ZERO =

\regArr[0][7:0] =

\regArr[1][7:0] =

Waves

68 sec

72 sec

76 sec

80 sec

|           |                         |               |  |  |
|-----------|-------------------------|---------------|--|--|
| PC Update | Instruction Memory Read | Register Read |  |  |
|-----------|-------------------------|---------------|--|--|

|    |            |  |                          |  |  |
|----|------------|--|--------------------------|--|--|
| #1 | #2         |  | #2                       |  |  |
|    | PC+4 Adder |  | Branch/Jump Target Adder |  |  |
|    | #1         |  | #2                       |  |  |
|    |            |  | Decode                   |  |  |
|    |            |  | #1                       |  |  |

Since register 1 and 2 values are not equal after coming to the end it loops again after branching to the given memory location. We can see that they remain being not equal throughout the programme therefore the loops run infinitely as shown in the figure below

