You will need to obtain the signature of your instructor or TA on the following items in order to receive credit for your lab assignment. Signatures are due by Friday, September 29, 2023 (Part 1 Elements) and Friday, October 6, 2023 (Part 2 Elements).


Print your name below, sign the honor code pledge, and then demonstrate your working hardware & firmware in order to obtain the necessary signatures.

Student Name: Tharuni	Gelli				
Honor Code Pledge: "On my honor, a received unauthorized assistance on the	as a University	of Colorado	student, I have nowledged work	neither give that is not	n nor my own."
	Student Sig	nature:	tramp		
Signoff Checklist	Stadent Sig	,	- Clarry		
Part 1 Required Elements			O		
Schematic of acceptable quality, of Pins and signals labeled, decoupling NVRAM (as EPROM substitute), Understands device programmer. Demonstrated ability to use logic Shows detailed knowledge of bot data lines D[7:0], ALE, /PSEN, and Shows and discusses logic analyzing Assembly program and timer ISR Part 2 Required and Supplemental Eleman AT89C51RC2, RS-232, and FLIID AT89C51RC2, RS-232, AT89C51RC2, RS	ng capacitors, decode logic, analyzer to cap h state and time nd NVRAM cheer screen captus functional: ements P functional	and two 28- and LED fu pture bus cy ing modes. (nip select sig ures:	pin wire wrap so nctional cles and view fet Captures latched	ches from Naddress line analyzer dis	NVRAM. es A[15:0],
Inderstands timing analysis, setu ARM code build process, LED p			1 esu	10/	05/23
Instructor/TA Comments: □			TA signature	and date	
FOR INSTRUCTOR USE ONLY Part 1 Elements Schematics, SPLD code Hardware physical implementation Part 1 Required Elements functionality Sign-off done without excessive retries Student understanding and skills Overall Demo Quality (Part 1 Elements)	Not Applicable	Poor/Not Complete	Meets Requirements	Exceeds Requirements	Outstanding
FOR INSTRUCTOR USE ONLY		Desembles	Mode	Fuenda	
Part 2 Elements	Not Applicable	Poor/Not Complete	Meets Requirements	Exceeds Requirements	Outstanding
Schematics, SPLD code Hardware physical implementation					
Part 2 Required Elements functionality Supplemental Elements functionality Sign-off done without excessive retries Student understanding and skills Overall Demo Quality (Part 2 Elements)					

[+3 Schemetic is clear and correct (NSRAM dec cap is missing. [+] Logic Analyson prober correction. Good use of firming mode. [-] State made not prepared. [-] LEO frequery in without range (17.70Hz) but immulation seems fine. [4] Handware assembly is good. (+) Good Schematic. (+) Hip Functional. (+) ARM code functional



Fig: 8051 Board build up front image Fig: 8051 Board build up front image and back image






Fig: Toggling a LED which is connected to one unused pin of port 0 (p0.1) at 1.38hz frequency (0.362msec ON and 0.362msec OFF) – LAB2PART1




Fig: Toggling a unused port pin (p0.0) whenever ISR is executed (duration of this pin is equal to time taken for ISR to execute T_{IIpI} is 8.2 μ secs which is verified at calculation section—LAB2PART1




Fig: Toggling a onboard LED of STM32 – LAB2PART1 (demo program to get used for bare metal programming)




Fig: Toggling two onboard leds of STM32 with push button as external interrupt




Fig: Toggling onboard led of STM32 with delay of 270ms of on and off time each using timer interrupt




Fig: Logic analyzer output for verifying hex file with timing and state modes




Fig: Logic analyzer output for verifying hex file with timing and state modes




Fig: Toggling time difference of ALE and PSEN.

CALCULATIONS:

Here the time difference between ALE & PSEN falling edges gives the $t_{\text{lipl:}}$ value is measured by using the A and B marker. The time difference between them is 90nsecs. As per datasheet the minimum value is 58 nsecs for the clock frequency of 11.0592Mhz. Hence its verified with datasheet as 90nsecs is allowable value.

<u>Lab 2 Submission questions:</u>

1) What operating system (including revision) did you use for your 8051 code development?

Ans: Windows 11 operating system is used.

2) What assembler(s) (including revision) did you use?

Ans: Keil µvision (AX51) is used.

3) What ARM development tools did you use?

Ans: STM32 Cube IDE development tool is used for ARM development.

4) Did you install and use any other software tools to complete your lab assignment?

Ans: No

5) Did you experience any problems or challenges with this lab assignment or any of the software tools? If so, describe the issues.

Ans: I faced one particular issue with logic analyzer where its state mode of operation was asked in lab2part1 signoff itself which was conducted ahead of its demo session. So in that sign off I couldn't answer about the state mode (I have searched in online resources as well, but didn't find any info regarding it, so the reason for not answering about it) which gave me a minus remark in lab2part1 signoff. So my opinion is, if we are dealing with any new equipment or software related to lab, expecting its demo sessions ahead of the signoffs so that it will be easy to analyze and explain to TA's during signoff.

6) If you have any suggestions for changes to this lab assignment for the future, please include those ideas in your submission.

Ans: No

MAJOR LEARNINGS:

Things learned in this lab 2 consist of:

- 1) One of my major learning would be bare metal programming of ARM.
- 2) Calculating precise delays and generating interrupts in order to gain that delay.
- 3) Logic analyzer tool usage.
- 4) FLIP programmer for programming ATMEL chip.

Calculations: Verifying time taken by ISR with the part prin of 8011 toggling period.

Time taken for unused prin of sort - plo is = 8.2 usecs.

IsR: CLR - I clk cycle Ljmp - 2 clk cycle.

Set b - I clk cycle

Cp1 - I clk cycle

STmp - 2 clk cycle

Total no. of clk cycles au = 7.

time for each clock cycle is 1.08 (susers.)

therefore, 7×1.085 users = 7.896 ≈ 8.00 users.

tlenu, the toggling period matches with ISR.

Delay calculation toe LED Blink (0.362 secs ON - 0.362 secs OFF)

Frequency of 8051 controller= 11.0592 MHz.

each machine cycle has 12 dock cycle.

clock cycle treq= 11.0592 MHz/12 = 0.9216 MHz.

Fine period = 1/clk freq= 1/0.9216 MHz

for delay of 0.362 secs.

count(N) = $\frac{0.362}{1.085}$ x10⁶ = 333640.

FFFFH -> Max value that times can hold.

= 65536 = To fit count of 333640
we need to run loop of this for 's' times

and remaining count can be of 5963

which can be loaded as E8 B9H

Hency

TH = E8H

TL = B9H

Hency

Delay calculation toe on board LED of Stm32! Delay of 270 mies = frequency = 3.7 Hz. 7IM dk which is 48 MHZ. Formula, Req. freq = (PSC+1) * (ARR+1) 48 × 10 Ht = 16 × 10 HZ (PSC+1) (ARR+1) = 342 = 12972972.942 Max value - that a prescalar can hold is = fffff 12972972 16000000 = 244.14. 197. (ARR+1) = 65536 which is = C8H -> can be used as auto reloader. Timer 2 prescales and auto reloades values for interrupt generation au-

> TIM2 -> PSC = FFFFH TIM2 -> ARR = C8H.