
IDS- Homework 5 Athazahra Nabila Ruby - KKI - 2306173113 1. out of the 3 methods, 2's complement has the largest range. a) 2's complement - for an n-bit representation, it can represent values from -2ⁿ⁻¹ to 2ⁿ⁻¹. - It has one more negative number compared to 1's complement and signed magnitude because it doesn't have a seperate representation for positive zero and negative zero b) I's complement - for an n-bit representation it can represent values from $-(2^{n-1})$ to $2^{n-1}-1$. - It has a represention for zero: all-one bit pattern and all-zero bit pattern. This redundancy limits the range and eauses issues with zero representation c) Signed magnitude - for an n-bit representation it can represent values from -(2ⁿ⁻¹) to 2ⁿ⁻¹-1. - it suffers the same issues as 1's complement, with 2 representations for zero. 2. a. - (3113) to brang - (2048 + 1024 + 32 + 8+1) = - (0000110000101001)2 1's complement invert all bits = (1111001111010110) 1's comp 2's complement and 1 = (1111 00111101 0111) 2'5 b. - (4(9B) 16 bmacy - (0100 1100 1001 1011)2 because () (1100 1100 1001 1011) sm C. $-(505)_{\frac{1}{7}} \xrightarrow{\text{decimal}} -(5.\frac{7^2}{19} + 0.\frac{7^1}{7} + 5.\frac{7^0}{19}) = (-250)_{10} \xrightarrow{\text{binary}} -(128 + 69 + 32 + 16 + 8 + 2)$ --(1111 1010)2 needs 16 bits

1's comp | so that -250 is

within the range = (1111 1111 0000 0101)13



5. a. Synchronous Sequential Circuit = digital circuit that use clock signals to synchronize changes in the state of the Circuit at discrete points in time Asynchronous Sequential Circuit = digital circuits that can charge state at any time in response to charge in inputs (does not use clock signals) Differences: Synchronous Asynchronous ·) uses clock signals ·) does not use clock ·) State changes to next state ·) State changes to next State when clock is active when it receives input (instant)) speed of circuit depends ·) Speed of circuit depends on on the clock delay the received input b. A sequential circuit that only uses latches is Asynchronous, because latches can Change their State as soon as their input Changes (because latches are level-sensitive), without being synchronized to a clack signal.