

IDS - Homework 5

Athazahra Nabila Ruby - KK1 - 2306173113

1. Out of the 3 methods, 2's complement has the largest range.

a) 2's complement

- for an n -bit representation, it can represent values from -2^{n-1} to $2^{n-1}-1$.
- it has one more negative number compared to 1's complement and signed magnitude because it doesn't have a separate representation for positive zero and negative zero

b) 1's complement

- for an n -bit representation it can represent values from $-(2^{n-1}-1)$ to $2^{n-1}-1$.
- it has 2 representation for zero: all-one bit pattern and all-zero bit pattern. This redundancy limits the range and causes issues with zero representation

c) Signed magnitude

- for an n -bit representation it can represent values from $-(2^{n-1})$ to $2^{n-1}-1$.
- it suffers the same issues as 1's complement, with 2 representations for zero.

2. a. $-(3113)_{10} \xrightarrow{\text{binary}} -(2048 + 1024 + 32 + 8 + 1) = -(0000110000101001)_2$

1's complement \downarrow invert all bits

$= (1111001111010110)_{1's \text{ comp}}$

1's complement \downarrow add 1

$= (111100111010111)_{2's}$

b. $-(4C9B)_{16} \xrightarrow{\text{binary}} -(\underbrace{0100}_A \underbrace{1100}_C \underbrace{1001}_9 \underbrace{1011}_B)_2 \xrightarrow{\text{Signed magnitude because (-), sign = 1}} (1100110010011011)_{sm}$

c. $-(505)_7 \xrightarrow{\text{decimal}} -(5 \cdot 7^2 + 0 \cdot 7^1 + 5 \cdot 7^0) = (-250)_{10} \xrightarrow{\text{binary}} -(128 + 64 + 32 + 16 + 8 + 2)$

$= -(11111010)_2$

1's comp \downarrow

$= (1111111100001010)_{1's}$

needs 16 bits so that -250 is within the range

$$3. a. -(7783)_9 \xrightarrow{\text{decimal}} -(7 \cdot 9^3 + 7 \cdot 9^2 + 8 \cdot 9^1 + 3 \cdot 9^0) = -(5745)_{10} \xrightarrow{\text{binary}} -(1096 + 1024 + 512 + 64 + 32 + 16 + 1) \\ = -(0001\ 0110\ 0111\ 0001)_2$$

1's comp

$$= (1110\ 1001\ 1000\ 1110)_{1's}$$

2's comp

$$= (1110\ 1001\ 1000\ 1111)_{2's}$$

2's comp of a positive number is the same

$$(110110010)_2 - (7783)_9 = (0000\ 0001\ 1011\ 0010)_{2's} + (1110\ 1001\ 1000\ 1111)_{2's}$$

$$\begin{array}{r} 0000\ 0001\ 1011\ 0010 \\ 1110\ 1001\ 1000\ 1111 \\ \hline (1110\ 1011\ 0100\ 0001)_{2's} \end{array}$$

1's
(subtract 1)

$$\rightarrow (1110\ 1011\ 0100\ 0000)_{1's}$$

$$b. (ADD)_{16} \xrightarrow{\text{binary}} \begin{matrix} A & D & D \\ 1010 & 1101 & 1101 \end{matrix}_2 \xrightarrow{2's\ comp} (0000\ 1010\ 1101\ 1101)_{2's}$$

$$-(12104)_7 \xrightarrow{\text{decimal}} -(1 \cdot 7^4 + 2 \cdot 7^3 + 1 \cdot 7^2 + 0 \cdot 7^1 + 4 \cdot 7^0) = -(3140)_{10} \xrightarrow{\text{binary}} -(2048 + 1024 + 64 + 4) \\ = -(0000\ 1100\ 0100\ 0100)_2$$

1's comp

$$= (1111\ 0011\ 1011\ 1011)_{1's}$$

2's comp

$$= (1111\ 0011\ 1011\ 1100)_{2's}$$

$$(ADD)_{16} - (12104)_7 = (0000\ 1010\ 1101\ 1101)_{2's} + (1111\ 0011\ 1011\ 1100)_{2's}$$

$$\begin{array}{r} 0000\ 1010\ 1101\ 1101 \\ 1111\ 0011\ 1011\ 1100 \\ \hline (1111\ 1101\ 0001\ 1001)_{2's} \end{array}$$

$$c. (40)_6 \xrightarrow{\text{decimal}} (4 \cdot 6^1 + 0 \cdot 6^0) = (24)_{10} \xrightarrow{\text{binary}} (16 + 8) = (11000)_2 \xrightarrow{2's\ comp} (0001\ 1000)_{2's}$$

$$-(19)_{16} \xrightarrow{\text{binary}} -(\begin{matrix} 1 & 9 \\ 0001 & 1001 \end{matrix})_2 \xrightarrow{1's\ comp} (1110\ 0110)_{1's} \xrightarrow{2's\ comp} (1110\ 0111)_{2's}$$


$$(40)_6 - (19)_{16} = (0001\ 1000)_{2's} + (1110\ 0111)_{2's}$$

$$\begin{array}{r} 00011000 \\ 11100111 \\ \hline (11111111)_{2's} \end{array} \xrightarrow{1's\ comp} (1111\ 1110)_{1's} \xrightarrow{\text{binary}} -(0000\ 0001)_{2's} \xrightarrow{\text{Signed magnitude}} (11)_{sm}$$


Sign bit = 1
bc (-)

1. Main Circuit


Atthazahra Nabila Ruby - KK1 - 2306173113




1-bit 2's complement to 1's complement converter



1-bit Adder-Cum Subtractor



Full adder



5. a. Synchronous Sequential Circuit = digital circuit that use clock signals to synchronize changes in the state of the circuit at discrete points in time

Asynchronous Sequential Circuit = digital circuits that can change state at any time in response to change in inputs (does not use clock signals).

Differences:

Synchronous	Asynchronous
·) uses clock signals	·) does not use clock
·) state changes to next state when clock is active	·) state changes to next state when it receives input (instant)
·) speed of circuit depends on the clock delay	·) speed of circuit depends on the received input

b. A sequential circuit that only uses latches is Asynchronous, because latches can change their state as soon as their input changes (because latches are level-sensitive), without being synchronized to a clock signal.

6. $D(t) = \overline{A(t)} \cdot B(t)$

$$S(t+1) = (Q_D(t) \cdot A(t)) \oplus (\overline{Q_D(t)} \cdot \overline{B(t)}) = (Q_D(t) \cdot A(t)) \oplus (\overline{Q_D(t)} \cdot B(t))$$

$$R(t+1) = \overline{S(t+1)}$$

$$Y = Q_D(t) + \overline{Q_{SR}(t)}$$

$$Z = Q_D(t) \cdot \overline{Q_{SR}(t)}$$

