BE 2018 Scheme Seventh Semester EC Syllabus

	eventh Semester EC	Syllabus						
	B. E. ECE	and Education (ODE)						
Choice Based Credit System (CF	MESTER – VII	ased Education (OBE)						
	TER NETWORKS							
Course Code	18EC71	CIE Marks	40					
Number of Lecture Hours/Week	3	SEE Marks	60					
Total Number of Lecture Hours	40 (08 Hours /	Exam Hours	03					
Module)								
Course Learning Objectives: This course will e	REDITS - 03							
Understand the layering architecture of OSI Understand the protocols associated with each	reference model and ' ch layer.	A						
Learn the different networking architectures Learn the functions and services associated	-	ons.						
Modu	ıle-1		RBT Level					
Introduction: Data communication: Componen Network criteria, Physical Structures, Network type (1.1,1.2, 1.3(1.3.1to 1.3.4 of Text).			:					
Network Models: Protocol Layering: Scenari Protocol Suite: Layered Architecture, Layers in To and Decapsulation, Addressing, Multiplexing and TCP/IP. (2.1, 2.2, 2.3 of Text)	CP/IP suite, Description	on of layers, Encapsulation	n					
	Module-2							
Data-Link Layer: Introduction: Nodes and Links, Services, Two Categories' of link, Sublayers, Link Layer addressing: Types of addresses, ARP. Data Link Control (DLC) services: Framing, Flow and Error Control, Data Link Layer Protocols: Simple Protocol, Stop and Wait protocol, Piggybacking. (9.1, 9.2(9.2.1, 9.2.2), 11.1, 11.2of Text) Media Access Control: Random Access: ALOHA, CSMA, CSMA/CD, CSMA/CA.(12.1 of Text). Wired and Wireless LANs: Ethernet Protocol, Standard Ethernet. Introduction to wireless LAN: Architectural Comparison, Characteristics, Access Control. (13.1, 13.2(13.2.1 to 13.2.5), 15.1 of Text)								
	Module-3							
Module-3 Network Layer: Introduction, Network Layer services: Packetizing, Routing and Forwarding, Other services, Packet Switching: Datagram Approach, Virtual Circuit Approach, IPV4 Addresses: Address Space, Classful Addressing, Classless Addressing, DHCP, Network Address Resolution, Forwarding of IP Packets: Based on destination Address and Label. (18.1, 18.2, 18.4, 18.5.1, 18.5.2 of Text) Network Layer Protocols: Internet Protocol (IP): Datagram Format, Fragmentation, Options, Security of IPv4 Datagrams. (19.1of Text).								
Unicast Routing: Introduction, Routing Algoral Routing, Path vector routing. (20.1, 20.2of Text)	1200	ctor Routing, Link Stat	e					
Transport Layer: Introduction: Transport Lay	Module-4	ctionless and Connection						
oriented Protocols, Transport Layer Protocols: Sir N Protocol, Selective repeat protocol. (23.1, 23.2.)	nple protocol, Stop ar	d wait protocol, Go-Back						
Transport-Layer Protocols in the Internet: User Datagram Protocol: User Datagram, UDP Se	rvices, UDP Applicat	ions, Transmission Contro	1					

Protocol: TCP Services, TCP Features, Segment, Connection, State Transition diagram, Windows	1
in TCP, Flow control, Error control, TCP congestion control.	
(24.2, 24.3.1, 24.3.2, 24.3.3, 24.3.4, 24.3.5, 24.3.6, 24.3.7, 24.3.8, 24.3.9 of Text)	
Module-5	
Application Layer: Introduction: providing services, Application- layer paradigms, Standard Client -Server Protocols: World wide web, Hyper Text Transfer Protocol, FTP: Two connections, Control Connection, Data Connection, Electronic Mail: Architecture, Wed Based Mail, Telnet: Local versus remote logging.Domain Name system: Name space, DNS in internet, Resolution, DNS Messages, Registrars, DDNS, security of DNS. (25.1, 26.1, 26.2, 26.3, 26.4, 26.6 of Text)	L1, L2

Course Outcomes: At the end of the course, the students will be able to:

- Understand the concepts of networking thoroughly
- Identify the protocols and services of different layers.
- Distinguish the basic network configurations and standards associated with each network.
- Analyze a simple network and measurement of its parameters.

Question paper pattern:

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- Each full question can have a maximum of 4 sub questions.
- There will be 2 full questions from each module covering all the topics of the module.
- Students will have to answer 5 full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

TEXT BOOK:

Forouzan, "Data Communications and Networking", 5th Edition, McGraw Hill, 2013, ISBN: 1-25-906475-3.

REFERENCE BOOKS:

- 1. James J Kurose, Keith W Ross, Computer Networks, , Pearson Education.
- 2. Wayarles Tomasi, Introduction to Data Communication and Networking, Pearson Education.
- 3. Andrew Tanenbaum, "Computer networks", Prentice Hall.
- 4. William Stallings, "Data and computer communications", Prentice Hall,

B. E. ECE							
(CBCS) and Outcome B	Based Education (OBE)						
SEMESTER – VII VLSI DESIGN							
	CIF Marks	40					
40 (08 Hours /		03					
Module)	Exam Hours	03					
CREDITS - 03							
-	gies						
	per the requirements						
ing							
ule-1		RBT Level					
s, CMOS Logic							
The second secon		1000101046					
ig-channel I-V Characte	eristics, Non-ideal I-V	L1, L2					
		1					
it, VLSI Design Flow,	Introduction, CMOS						
(1.5 and 3.1 to 3.3 of TEXT2).							
MOSFET Scaling and Small-Geometry Effects, MOSFET Capacitances							
MODI ET Capacitances							
Module-3							
Dalau Madal Linna	Dalay Madal Lagian						
1D-Sections 4.3.7, 4.4.3,	4.4.0, 4.5.5 and 4.5.0).	L1, L2, L3					
'ircuit families		11, 12, 13					
,							
37.3.1.4							
Module-4	J Fin Flore (10.1 and						
Module-4 uit Design for Latches an	nd Flip-Flops (10.1 and						
	nd Flip-Flops (10.1 and						
uit Design for Latches an		L1, L2, L3					
nit Design for Latches and asic Principles of Pas	s Transistor Circuits,	L1, L2, L3					
uit Design for Latches an	s Transistor Circuits,	L1, L2, L3					
nit Design for Latches and asic Principles of Pas amic CMOS Circuit Tech	s Transistor Circuits,	L1, L2, L3					
nit Design for Latches and asic Principles of Pas amic CMOS Circuit Tech	s Transistor Circuits, hniques (9.1, 9.2, 9.4 to	L1, L2, L3					
nit Design for Latches and asic Principles of Pas amic CMOS Circuit Tech	s Transistor Circuits, hniques (9.1, 9.2, 9.4 to	L1, L2, L3					
nit Design for Latches and asic Principles of Pas amic CMOS Circuit Tech	s Transistor Circuits, hniques (9.1, 9.2, 9.4 to	L1, L2, L3					
nit Design for Latches and asic Principles of Pas amic CMOS Circuit Tech	s Transistor Circuits, hniques (9.1, 9.2, 9.4 to						
nit Design for Latches and asic Principles of Passamic CMOS Circuit Technology Module-5 mamic Random Access 1	s Transistor Circuits, hniques (9.1, 9.2, 9.4 to Memory (DRAM) and	L1, L2, L3					
nit Design for Latches and asic Principles of Pas amic CMOS Circuit Tech	s Transistor Circuits, hniques (9.1, 9.2, 9.4 to Memory (DRAM) and						
	18EC72 03 40 (08 Hours / Module) CREDITS – 03 of the course is to enable cory and CMOS technologies of inverter circuits. Synamic logic circuits as plemory circuits. Sing ule-1 s, CMOS Logic ag-channel I-V Character Module-2 at, VLSI Design Flow MOSFET Capacitances Module-3 Delay Model, Linear	18EC72 CIE Marks 03 SEE Marks 40 (08 Hours / Exam Hours Module) CREDITS - 03 of the course is to enable students to: cory and CMOS technologies sis of inverter circuits. ynamic logic circuits as per the requirements femory circuits. ting ule-1 s, CMOS Logic ag-channel I-V Characteristics, Non-ideal I-V Module-2 at, VLSI Design Flow, Introduction, CMOS MOSFET Capacitances Module-3 Delay Model, Linear Delay Model, Logical ub-sections 4.3.7, 4.4.5, 4.4.6, 4.5.5 and 4.5.6). Circuit families					

Course outcomes: At the end of the course, the students will be able to:

- Demonstrate understanding of MOS transistor theory, CMOS fabrication flow and technology scaling.
- Draw the basic gates using the stick and layout diagrams with the knowledge of physical design aspects.
- Demonstrate ability to design Combinational, sequential and dynamic logic circuits as per the requirements
- Interpret Memory elements along with timing considerations
- Interpret testing and testability issues in VLSI Design

Question paper pattern:

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- Each full question can have a maximum of 4 sub questions.
- There will be 2 full questions from each module covering all the topics of the module.
- · Students will have to answer 5 full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

TEXT BOOKS:

- "CMOS Digital Integrated Circuits: Analysis and Design" Sung Mo Kang & Yosuf Leblebici, Third Edition, Tata McGraw-Hill.
- "CMOS VLSI Design- A Circuits and Systems Perspective"- Neil H. E. Weste, and David Money Harris4th Edition, Pearson Education.

REFERENCE BOOKS:

- Adel Sedra and K. C. Smith, "Microelectronics Circuits Theory and Applications", 6th or 7th Edition, Oxford University Press, International Version, 2009.
- Douglas A Pucknell & Kamran Eshragian, "Basic VLSI Design", PHI 3rd Edition, (original Edition 1994).
- 3. Behzad Razavi, "Design of Analog CMOS Integrated Circuits", TMH, 2007.

Choice Based Credit Syst	B. E. (EC/TC) tem (CBCS) and Outcome SEMESTER – VII	Based Education (OBE)				
DIG	ITAL IMAGEPROCESSI	NG				
Course Code	18EC733	CIE Marks 4	0			
Number of Lecture Hours/Week	03	SEE Marks 6	0			
Total Number of Lecture Hours 40 (08 Hours per Module) Exam Hours 03						
	CREDITS- 03					
Course Learning Objectives: This course w Understand the fundamentals of digits Understand the image transforms used Understand the image enhancement te Understand the image restoration techs Understand the Morphological Operat	al image processing. in digital image processing. chniques used in digital image niques and methods used in o	ligital image processing.				
Module1		=2/-	RBT Level			
Digital Image Fundamentals: Whatis D Processing, Examples of fields that use I Components of an Image Processing Syste Acquisition. (Text:Chapter1andChapter2:Sections2.	DIP, Fundamental Steps in em, Elements of Visual Perc	Digital Image Processing,				
Module-2						
Image Enhancement in the Spatial I Some Basic Relationships Between Pixe Intensity Transformation Functions, Histo Smoothing Spatial Filters, Sharpening Spati (Text:Chapter2:Sections 2.3to2.62,Chapt	els, Linear and Nonlinear gram Processing, Fundame al Filters er3:Sections3.2to3.6)	Operations. Some Basic				
	Module-3		1			
Frequency Domain: Preliminary Concepts, The Discrete Fourier Transform (DFT)ofTwoVariables, Properties of the 2-DDFT, Filtering in the Frequency Domain, ImageSmoothing and ImageSharpening Using Frequency Domain Filters, Selective Filtering. (Text: Chapter 4: Sections 4.2, 4.5 to 4.10)						
Module-4						
Restoration:Noisemodels,Restorationinthe ncyDomainFiltering,Linear,Position- Invariantdegradations,EstimatingtheDegra eError(Wiener)Filtering,ConstrainedLeast (Text:Chapter5:Sections5.2,to5.9)	dationFunction,InverseFilte		L1,L2			
	Module-5					
Morphological Image Processing: Prelimin Color Image Processing: Color Fundamen (Text: Chapter 6: Sections 6.1 to 6.3 Ch	tals, Color Models, Pseudo		L1,L2			

Course Outcomes: At the end of the course, students should be able to:

- Understand image formation and the role human visual system plays in perception of gray and color image data.
- · Apply image processing techniques in both the spatial and frequency (Fourier) domains.
- Design and evaluate image analysis techniques
- · Conduct independent study and analysis of Image Enhancement and restoration techniques.

Question paper pattern:

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- Each full question can have a maximum of 4 sub questions.
- . There will be 2 full questions from each module covering all the topics of the module.
- · Students will have to answer 5 full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

Text Book:

DigitalImageProcessing-RafelCGonzalezandRichardE.Woods,PHI3rd Edition 2010.

- 1. Digital Image Processing- S. Jayaraman, S. Esakkirajan, T. Veerakumar, Tata Mc GrawHill2014.
- FundamentalsofDigitalImageProcessing-A.K.Jain,Pearson2004.
- Image Processing analysis and Machine vision with Mind Tap by Milan Sonka and Roger Boile, Cengage Publications, 2018.

Professional Electives - 3

Profes	ssional Electives -	3				
Choice Based Credit System (B. E. (EC/TC) (CBCS) and Outco EMESTER – VII	me Based Education (OBE)				
IoT & WIREI	LESS SENSOR NE	ETWORKS				
Course Code	18EC741	CIE Marks	40			
Number of Lecture Hours/Week 03 SEE Marks						
Total Number of Lecture Hours 40 (8 Hours / Module) Exam Hours 03						
	CREDITS - 03					
Describe the OSI Model for IoT/M2M Sy Understand the architecture and design properties of the United States of S	rinciples for device IoT Applications.					
Mod	lule-1		RBT Levels			
Overview of Internet of Things: IoT Cor Technology Behind IoT, Sources of IoT,M2M of Model for the IoT/M2M Systems, data enrichmental IoT/M2M Gateway, web communication prof Message communication protocols (CoAP-SM devices. – Refer Chapter 1, 2 and 3 of Text 1.	communication, Ex ent, data consolidati stocols used by c	amples of IoT. Modified OSI ion and device management at onnected IoT/M2M devices,				
	Module-2					
Architecture and Design Principles for IoT: Internet connectivity, Internet-based communication, IPv4, IPv6, 6LoWPAN protocol, IP Addressing in the IoT, Application layer protocols: HTTP, HTTPS, FTP, TELNET and ports. Data Collection, Storage and Computing using a Cloud Platform: Introduction, Cloud computing paradigm for data collection, storage and computing, Cloud service models, IoT Cloud-based data collection, storage and computing services using Nimbits Refer Chapter 4 and 6 of Text 1.						
	Module-3					
Prototyping and Designing Software for IoT Applications: Introduction, Prototyping Embedded device software, Programming Embedded Device Arduino Platform using IDE, Reading data from sensors and devices, Devices, Gateways, Internet and Web/Cloud services software development. Programming MQTT clients and MQTT server. Introduction to IoT privacy and security. Vulnerabilities, security requirements and threat analysis, IoT Security Tomography and layered attacker model Refer Chapter 9 and 10 of Text 1.						
-	Module-4					
Overview of Wireless Sensor Networks: Challenges for Wireless Sensor Networks, Enabl Architectures: Single-Node Architecture - H Sensor Nodes, Operating Systems and Executi Network Scenarios, Optimization Goals and I Service interfaces of WSNs Gateway Concepts.	ling Technologies for ardware Compone- ion Environments, Figures of Merit, I - Refer Chapter 1, 2	nts, Energy Consumption of Network Architecture-Sensor Design principles for WSNs,	L1, L2, L3			
	Madala 5					

Module-5

Communication Protocols:

Physical Layer and Transceiver Design Considerations, MAC Protocols for Wireless Sensor Networks, Low Duty Cycle Protocols And Wakeup Concepts - S-MAC, The Mediation Device Protocol, Wakeup Radio Concepts, Contention based protocols(CSMA,PAMAS), Schedule based protocols (LEACH, SMACS, TRAMA) Address and Name Management in WSNs, Assignment of MAC Addresses, Routing Protocols- Energy-Efficient Routing, Geographic Routing, Hierarchical networks by clustering.

- Refer Chapter 4, 5, 7 and 11 of Text 2.

L1, L2, L3

Course Outcomes: At the end of the course, students will be able to:

- Understand choice and application of IoT & M2M communication protocols.
- Describe Cloud computing and design principles of IoT.
- Awareness of MQTT clients, MQTT server and its programming.
- Develop an architecture and its communication protocols of of WSNs.

Question paper pattern:

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- · Each full question can have a maximum of 4sub questions.
- There will be2 full questions from each module covering all the topics of the module.
- Students will have to answer 5full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

Text Books:

- 1. Raj Kamal, "Internet of Things-Architecture and design principles", McGraw Hill Education.
- Holger Karl & Andreas Willig, "Protocols And Architectures for Wireless Sensor Networks", John Wiley, 2005.

- Feng Zhao & Leonidas J. Guibas, "Wireless Sensor Networks- An Information Processing Approach". Elsevier, 2007.
- Kazem Sohraby, Daniel Minoli, & Taieb Znati, "Wireless Sensor Networks- Technology, Protocols, And Applications", John Wiley, 2007.
- 3. Anna Hac, "Wireless Sensor Network Designs", John Wiley, 2003.

Choice Based Credit Syste	B. E. (EC/TC) m (CBCS) and Outcome Base SEMESTER – VII	ed Education (OBE)							
	CRYPTOGRAPHY								
Course Code 18EC744 CIE Marks 40									
Number of Lecture Hours/Week	03	Exam Marks	60						
Total Number of Lecture Hours 40 (08 Hours per Module) Exam Hours 03									
	CREDITS - 03								

Course Learning Objectives: This course will enable students to:

- Understand the basics of symmetric key and public key cryptography.
- Explain classical cryptography algorithms.
- · Acquire knowledge of mathematical concepts required for cryptography.
- Describe pseudo random sequence generation technique.
- · Explain symmetric and asymmetric cryptography algorithms.

Module -1	RBT Level			
Classical Encryption Techniques: Symmetric cipher model, Substitution techniques, Transposition techniques (Text 1: Chapter 1) Basic Concepts of Number Theory and Finite Fields: Euclidean algorithm, Modular arithmetic (Text 1: Chapter 3)	L1,L2			
Module -2				
SYMMETRIC CIPHERS: Traditional Block Cipher structure, Data encryption standard (DES), The AES Cipher. (Text 1: Chapter 2: Section1, 2, Chapter 4: Section 2, 3, 4)	L1,L2			
Module -3				
Basic Concepts of Number Theory and Finite Fields: Groups, Rings and Fields, Finite fields of the form GF(p), Prime Numbers, Fermat's and Euler's theorem, discrete logarithm. (Text 1: Chapter 3 and Chapter 7: Section 1, 2, 5)				
Module -4				
ASYMMETRIC CIPHERS: Principles of Public-Key Cryptosystems, The RSA algorithm, Diffie - Hellman Key Exchange, Elliptic Curve Arithmetic, Elliptic Curve Cryptography (Text 1: Chapter 8, Chapter 9: Section 1, 3, 4)				
Module -5				
Pseudo-Random-Sequence Generators and Stream Ciphers: Linear Congruential Generators, Linear Feedback Shift Registers, Design and analysis of stream ciphers, Stream ciphers using LFSRs, A5, Hughes XPD/KPD, Nanoteq, Rambutan, Additive generators, Gifford, Algorithm M,PKZIP (Text 2: Chapter 16)	L1,L2, L3			

Course Outcomes: After studying this course, students will be able to:

- Explain basic cryptographic algorithms to encrypt and decrypt the data.
- · Use symmetric and asymmetric cryptography algorithms to encrypt and decrypt the information.
- · Apply concepts of modern algebra in cryptography algorithms.
- Apply pseudo random sequence in stream cipher algorithms.

Question paper pattern:

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- Each full question can have a maximum of 4 sub questions.
- There will be 2 full questions from each module covering all the topics of the module.
- · Students will have to answer 5 full questions, selecting one full question from each module.
- . The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

Text Books:

- William Stallings, "Cryptography and Network Security Principles and Practice", Pearson Education Inc., 6th Edition, 2014, ISBN: 978-93-325-1877-3
- Bruce Schneier, "Applied Cryptography Protocols, Algorithms, and Source code in C", Wiley Publications, 2nd Edition, ISBN: 9971-51-348-X.

- Cryptography and Network Security, Behrouz A. Forouzan, TMH, 2007.
- Cryptography and Network Security, Atul Kahate, TMH, 2003.

B. E. ECE Choice Based Credit System (CBCS) and Outcome Based Education (OBE) SEMESTER – VII

COMPUTER NETWORKS LAB Course Code 18ECL76 CIE Marks 40 02Hr Tutorial (Instructions) Number of Lecture Hours/Week SEE Marks 60 + 02 Hours Laboratory 03 RBT Levels L1, L2, L3 Exam Hours CREDITS - 02

Course Learning Objectives: This course will enable students to:

- Choose suitable tools to model a network and understand the protocols at various OSI reference levels.
- Design a suitable network and simulate using a Network simulator tool.
- Simulate the networking concepts and protocols using C/C++ programming.
- Model the networks for different configurations and analyze the results.

Laboratory Experiments

PART-A: Simulation experiments using NS2/ NS3/ OPNET/ NCTUNS/ NetSim/QualNet or any other equivalent tool

- Implement a point to point network with four nodes and duplex links between them. Analyze the network
 performance by setting the queue size and varying the bandwidth.
- Implement a four node point to point network with links n0-n2, n1-n2 and n2-n3. Apply TCP agent between n0-n3 and UDP between n1-n3. Apply relevant applications over TCP and UDP agents changing the parameter and determine the number of packets sent by TCP/UDP.
- Implement Ethernet LAN using n (6-10) nodes. Compare the throughput by changing the error rate and data rate.
- Implement Ethernet LAN using n nodes and assign multiple traffic to the nodes and obtain congestion window for different sources/ destinations.
- 5. Implement ESS with transmission nodes in Wireless LAN and obtain the performance parameters.
- 6. Implementation of Link state routing algorithm.

PART-B: Implement the following in C/C++

- Write a program for a HLDC frame to perform the following.
- i) Bit stuffing
- ii) Character stuffing.
- 2. Write a program for distance vector algorithm to find suitable path for transmission.
- Implement Dijkstra's algorithm to compute the shortest routing path.
- For the given data, use CRC-CCITT polynomial to obtain CRC code. Verify the program for the cases
 a. Without error
 - b. With error
- Implementation of Stop and Wait Protocol and Sliding Window Protocol
- 6. Write a program for congestion control using leaky bucket algorithm.

Course outcomes: On the completion of this laboratory course, the students will be able to:

- Use the network simulator for learning and practice of networking algorithms.
- Illustrate the operations of network protocols and algorithms using C programming.
- Simulate the network with different configurations to measure the performance parameters.
- Implement the data link and routing protocols using C programming.

Choice Based Cr	B. E. ECE edit System (CBCS) and Outcome Base SEMESTER – VII	ed Education (OBE)					
	VLSI LAB							
Course Code	18ECL77	CIE Marks	40					
Number of Lecture Hours/Week	02Hr Tutorial (Instructions) + 02 Hours Laboratory	SEE Marks	60					
RBT Levels L1, L2, L3 Exam Hours 03								
	ODEDIMO 04							

CREDITS - 02

Course Learning Objectives: This course will enable students to:

- Design, model, simulate and verify CMOS digital circuits
- · Design layouts and perform physical verification of CMOS digital circuits
- Perform ASIC design flow and understand the process of synthesis, synthesis constraints and evaluating
 the synthesis reports to obtain optimum gate level netlist
- Perform RTL-GDSII flow and understand the stages in ASIC design

Experiments can be conducted using any of the following or equivalent design tools: Cadence/Synopsis/Mentor Graphics/Microwind

Laboratory Experiments Part – A Analog Design

Use any VLSI design tools to carry out the experiments, use library files and technology files below 180 nm.

- 1. a) Capture the schematic of CMOS inverter with load capacitance of 0.1pF and set the widths of inverter with Wn = Wp, Wn = 2Wp, Wn = Wp/2 and length at selected technology. Carry out the following:
 - a. Set the input signal to a pulse with rise time, fall time of 1ns and pulse width of 10ns and time period of 20ns and plot the input voltage and output voltage of designed inverter?
 - b. From the simulation results compute tpHL, tpLH and td for all three geometrical settings of width?
 - c. Tabulate the results of delay and find the best geometry for minimum delay for CMOS inverter?
- 1. b)Draw layout of inverter with Wp/Wn = 40/20, use optimum layout methods. Verify for DRC and LVS, extract parasitic and perform post layout simulations, compare the results with pre-layout simulations. Record the observations.
- 2. a) Capture the schematic of 2-input CMOS NAND gate having similar delay as that of CMOS inverter computed in experiment 1. Verify the functionality of NAND gate and also find out the delay td for all four possible combinations of input vectors. Table the results. Increase the drive strength to 2X and 4X and tabulate the results.
- 2.b)Draw layout of NAND withWp/Wn = 40/20, use optimum layout methods. Verify for DRC and LVS, extract parasitic and perform post layout simulations, compare the results with pre-layout simulations. Record the observations.
- 3.a) Capture schematic of Common Source Amplifier with PMOS Current Mirror Load and find its transient response and AC response? Measures the Unity Gain Bandwidth (UGB), amplification factor by varying transistor geometries, study the impact of variation in width to UGB.
- b) Draw layout of common source amplifier, use optimum layout methods. Verify for DRC and LVS, extract parasitic and perform post layout simulations, compare the results with pre-layout simulations. Record the observations.
- 4. a)Capture schematic of two-stage operational amplifier and measure the following:
 - a. UGB
 - b, dB bandwidth
 - c. Gain margin and phase margin with and without coupling capacitance
 - d. Use the op-amp in the inverting and non-inverting configuration and verify its functionality
 - e. Study the UGB, 3dB bandwidth, gain and power requirement in op-amp by varying the stage wise

transistor geometries and record the observations.

4. b) Draw layout of two-stage operational amplifier with minimum transistor width set to 300 (in 180/90/45 nm technology), choose appropriate transistor geometries as per the results obtained in 4.a. Use optimum layout methods. Verify for DRC and LVS, extract parasitic and perform post layout simulations, compare the results with pre-layout simulations. Record the observations.

Part - B Digital Design

Carry out the experiments using semicustom design flow or ASIC design flow, use technology library 180/90/45nm and below

Note: The experiments can also be carried out using FPGA design flow, it is required to set appropriate constraints in FPGA advanced synthesis options

- 1. Write verilog code for 4-bit up/down asynchronous reset counter and carry out the following:
 - a. Verify the functionality using test bench
 - b. Synthesize the design by setting area and timing constraint. Obtain the gate level netlist, find the critical path and maximum frequency of operation. Record the area requirement in terms of number of cells required and properties of each cell in terms of driving strength, power and area requirement.
 - c. Perform the above for 32-bit up/down counter and identify the critical path, delay of critical path, and maximum frequency of operation, total number of cells required and total area.
 - 2. Write verilog code for 4-bit adder and verify its functionality using test bench. Synthesize the design by setting proper constraints and obtain the net list. From the report generated identify critical path, maximum delay, total number of cells, power requirement and total area required. Change the constraints and obtain optimum synthesis results.
 - 3. Write verilog code for UART and carry out the following:
 - Perform functional verification using test bench
 - Synthesize the design targeting suitable library and by setting area and timing constraints
 - For various constrains set, tabulate the area, power and delay for the synthesized netlist
 - Identify the critical path and set the constraints to obtain optimum gate level netlist with suitable constraints
- 4.Write verilog code for 32-bit ALU supporting four logical and four arithmetic operations, use case statement and if statement for ALU behavioral modeling.
 - Perform functional verification using test bench
 - b. Synthesize the design targeting suitable library by setting area and timing constraints
 - c. For various constrains set, tabulate the area, power and delay for the synthesized netlist
 - Identify the critical path and set the constraints to obtain optimum gate level netlist with suitable constraints

Compare the synthesis results of ALU modeled using IF and CASE statements.

- Write verilog code for Latch and Flip-flop, Synthesize the design and compare the synthesis report (D, SR, JK).
- 6. For the synthesized netlist carry out the following for any two above experiments:
 - a. Floor planning (automatic), identify the placement of pads
 - Placement and Routing, record the parameters such as no. of layers used for routing, flip method for
 placement of standard cells, placement of standard cells, routes of power and ground, and routing of
 standard cells
 - c. Physical verification and record the LVS and DRC reports
 - d. Perform Back annotation and verify the functionality of the design
 - e. Generate GDSII and record the number of masks and its color composition

Course Outcomes: On the completion of this laboratory course, the students will be able to:

- Design and simulate combinational and sequential digital circuits using Verilog HDL
- Understand the Synthesis process of digital circuits using EDA tool.
- Perform ASIC design flow and understand the process of synthesis, synthesis constraints and evaluating
 the synthesis reports to obtain optimum gate level net list
- Design and simulate basic CMOS circuits like inverter, common source amplifier and differential
 amplifiers.
- Perform RTL-GDSII flow and understand the stages in ASIC design.

PYTHON APPLICATION PROGRAMMING (OPEN ELECTIVE) (Effective from the academic year 2018 -2019) SEMESTER – VI

Course Code	18CS752	IA Marks	40
Number of Lecture Hours/Week	3:0:0	Exam Marks	60
Total Number of Lecture Hours	40	Exam Hours	03

CREDITS - 03

Course Learning Objectives: This course (18CS752) will enable students to

- Learn Syntax and Semantics and create Functions in Python.
- Handle Strings and Files in Python.
- Understand Lists, Dictionaries and Regular expressions in Python.
- Implement Object Oriented Programming concepts in Python
- Build Web Services and introduction to Network and Database Programming Python.

Module – 1	Teaching Hours
Why should you learn to write programs, Variables, expressions and statements, Conditional	08
execution, Functions	100
Textbook 1: Chapters 1 – 4	
RBT: L1, L2, L3	
Module – 2	
Iteration, Strings, Files	08
Textbook 1: Chapters 5-7	
RBT: L1, L2, L3	
Module – 3	
Lists, Dictionaries, Tuples, Regular Expressions	08
Textbook 1: Chapters 8 - 11	
RBT: L1, L2, L3	
Module – 4	111
Classes and objects, Classes and functions, Classes and methods	08
Textbook 2: Chapters 15 - 17	
RBT: L1, L2, L3	
Module – 5	
Networked programs, Using Web Services, Using databases and SQL	08
Textbook 1: Chapters 12-13, 15	
RBT: L1, L2, L3	
	-

Course Outcomes: After studying this course, students will be able to

- Examine Python syntax and semantics and be fluent in the use of Python flow control and functions,
- Demonstrate proficiency in handling Strings and File Systems.
- Create, run and manipulate Python Programs using core data structures like Lists, Dictionaries and use Regular Expressions.
- Interpret the concepts of Object-Oriented Programming as used in Python.
- Implement exemplary applications related to Network Programming, Web Services and Databases in Python.

Question paper pattern:

- The question paper will have ten questions.
- Each full Question consisting of 20 marks

- There will be 2 full questions (with a maximum of four sub questions) from each module.
- Each full question will have sub questions covering all the topics under a module.
- The students will have to answer 5 full questions, selecting one full question from each module.

Text Books:

- Charles R. Severance, "Python for Everybody: Exploring Data Using Python 3", 1st Edition, CreateSpace Independent Publishing Platform, 2016. (http://dol.dr-chuck.com/pythonlearn/EN_us/pythonlearn.pdf)
- Allen B. Downey, "Think Python: How to Think Like a Computer Scientist", 2ndEdition, Green Tea Press, 2015. (http://greenteapress.com/thinkpython2/thinkpython2.pdf) (Download pdf files from the above links)

- Charles Dierbach, "Introduction to Computer Science Using Python",1st Edition, Wiley India Pvt Ltd, 2015. ISBN-13: 978-8126556014
- Gowrishankar S, Veena A, "Introduction to Python Programming", 1st Edition, CRC Press/Taylor & Francis, 2018. ISBN-13: 978-0815394372
- Press/Taylor & Francis, 2018. ISBN-13: 978-0815394372

 3. Mark Lutz, "Programming Python",4th Edition, O'Reilly Media, 2011.ISBN-13: 978-9350232873
- Roberto Tamassia, Michael H Goldwasser, Michael T Goodrich, "Data Structures and Algorithms in Python", 1st Edition, Wiley India Pvt Ltd, 2016. ISBN-13: 978-8126562176
- Reema Thareja, "Python Programming Using Problem Solving Approach", Oxford university press, 2017. ISBN-13: 978-0199480173

		N. A.		INS	AN	E OF	TECH	HNOL	OGY_		Subject & Code	Faculty Name	
)epartm		_										
Wi	th Effective	from 01.1	0.2021 T	me Tabl	for 7th	Sem (2018	Scheme	& (2015	/ 17 Schen	nc)	Computer Networks	Prof. Anupama	
Day	Scheme	9:00 -10:00	10:00 -11:00	11:00 -11:15	11:15 -12:15	12:15 -01:15	01:15 -02:00	02:00 -03:00	03:00 -04:00	04:00 -05:00	VLSI Design	Prof. Sudha J	
Mon	2018	CCN	DIP		VLSI	PYTH			Projec	:t	Digital Image Processing	Prof. X1	
Mon	2015/17	MWA	DIP		PE	CRYP	,		Projec	:t	IoT and Wireless Sensor Networks	Dr. Ravishankar C V	
Tue	2018	DIP	VLSI		PYTH	PYTH		VLSI B1 / CCN B2		CN B2	Python Application Programming	Prof. Priyanka S T	
100	2015/17	DIP	PE		CRYP IOT	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\			AdC Lab		Microwave and Antennas	Prof. Sowndeswari S	
Wed	2018	VLSI	CCN				ют	×	VL	VLSI B2 / CCN B1		Power Electronics	Prof. Yoganandini
***	2015/17	PE	MWA	IREA	IOT		BREA		Project		Cryptography	Dr. Ravishankar C V	
Thu	2018	VLSI	DIP		РУТН		PYTH	INCH		Project		Computer Networks Lab	Prof. Anupama
Inu	2015/17	PE	DIP		CRYP IOT		=		VLS/ L	ab	VLSI Lab	Prof. Sudha J	
	2018	CCN	DIP			ЮТ			Projec	et	Project Work Phase 1	Prof. Sudha J	
Fri	2015/17	MWA	DIP		ют	ЮТ			Projec	ct	Advanced Communication Lab	Prof. Manjula Hegde	
6-4	2018	VLSI	DIP		CCN			7				VLSI Lab	Prof. Sudha J
Sat	2015/17	PE	DIP		MWA						Intrenship	Prof. Manjula Hegde	
Faculty C	Lab Incharges: VLSI Lab: Prof. Sudha CCN Lab: Prof: Anupama Ad C Lab: Prof Manjula Hegde			Class Room Regular : B208	Class Room Parallel: B207								