General																		
Name	ABI Name	Function																
×0	zero	Hardwired 0																
×1-×10		General Purpose/Function																
x1-x10 x11	a0-a9	Arguments/Return Values Stack Pointer																
x11	sρ	Frame Pointer																
x12 x13	fp to	Thread Pointer																
x14	ro ro	Return Address																
x14 x15-x24	s0-s9	Soved Registers																
x25-x31	t0-t6	Temporary Registers																
X20-X31	10-10	lemporary Registers								MX RISC	Base/I							
				31-20	19-16	15-11	10-6	5-0		inst	name	FMT	Opcode	func1	func2	Description	Note	Imm Note
			Immediate	imm [11:0]	func1	rs1	rd	орс		add	Add	R	0x00	0x0	Reserved	rd=rs1+rs2	INOTE	IIIIII Note
										sub	Sub	R	0x00	0x1	Reserved	rd=rs1-rs2		
			R	31-25	24-21	20-16	15-11	10-6	5-0	xor	Xor	R	0x00	0×2	Reserved	rd=rs1^rs2		
			Register	func2	func1	rd	rs2	rs1	орс	or	Or	R	0x00	0x3	Reserved	rd=rs1 rs2		
			0							and	And	R	0x00	0x4	Reserved	rd=rs1&rs2		
			SR	31-25	24-21	20-16	15-11	10-6	5-0	sll	Shift Left Logical	R	0x00	0x5	Reserved	rd=rs1< <rs2< td=""><td></td><td></td></rs2<>		
			Store R+R	func2	func1	rs3	rs2	rs1	орс	srl	Shift Right Logical	R	0x00	0x6	Reserved	rd=rs1>>rs2	zero extends	
										sra	Shift Right Arithmetic	R	0x00	0x7	Reserved	rd=rs1>>>rs2	msb extends	
			S	31-20	19-16	15-11	10-6	5-0		slt	Set Less Than	R	0x00	0x8	Reserved	rd=(rs1 <rs2)?1:0< td=""><td>signed</td><td></td></rs2)?1:0<>	signed	
			Store R+I	imm [11:0]	func1	rs1	rs2	орс		sltu	Set Less Than Unsigned	R	0x00	0x9	Reserved	rd=(rs1 <rs2)?1:0< td=""><td>unsigned</td><td></td></rs2)?1:0<>	unsigned	
										seq	Set Equal	R	0x00	0xA	Reserved	rd=(rs1=rs2)?1:0	signed	
			SI	31-16	15-11	10-6	5-0			add	Add Immediate	- [!	0x01	0x0	N/A	rd=rs1+imm		msb extends
			Store I	imm [15:0]	func1	rs1	орс			sub	Sub Immediate	1	0x01	0x1	N/A	rd=rs1-imm		msb extends
			В	01.00	10.17	15 11	10.7	F.0		xor	Xor Immediate	- !-	0x01	0x2	N/A	rd=rs1^imm		msb extends
			-	31-20	19-16	15-11	10-6	5-0		or	Or Immediate	- !-	0x01 0x01	0x3 0x4	N/A N/A	rd=rs1 imm		msb extends
			Branch	imm [11:0]	func1	rs1	rs2	орс		and	And Immediate	- 1	0x01 0x01	0x4 0x5	N/A N/A	rd=rs1&imm rd=rs1< <imm< td=""><td>1</td><td>msb extends zero extends</td></imm<>	1	msb extends zero extends
			U	31-12	11	10-6	5-0			stl	Shift Left Logical Immediate	- 1	0x01 0x01	0x5 0x6	N/A N/A	rd=rs1< <imm rd=rs1>>imm</imm 	zero extends	
			Upper	31-12 imm[19:0]	func1	rd	5-0 opc			sra	Shift Right Logical Immediate Shift Right Arithmetic Immediate	Ti-	0x01	0x6 0x7	N/A N/A	rd=rs1>>imm rd=rs1>>>imm	msb extends	zero extends zero extends
			Upper	imm[i3:0]	tunci	го	орс			sta	Set Less Than Immediate	- 1	0x01	0x7 0x8	N/A	rd=(rs1 <imm)?1:0< td=""><td>signed</td><td>msb extends</td></imm)?1:0<>	signed	msb extends
										sltu	Set Less Than Unsigned Immediate	, li	0x01	0x9	N/A	rd=(rs1 <imm)?1:0< td=""><td>unsigned</td><td>zero extends</td></imm)?1:0<>	unsigned	zero extends
										seq	Set Equal Immediate	i i	0x01	0xA	N/A	rd=(rs1=imm)?1:0	signed	msb extends
										sb	Store Byte	5	0x02	0x0	N/A	M[rs1+imm][7:0]=rs2	Digiteo	msb extends
										sb	Store Byte	SR	0x02	0x1	Reserved	M[rs1+rs2][7:0]=rs3		miso exterios
										sb	Store Byte	SR	0x02	0×2	Reserved	M[rs1][7:0]=rs2+rs3		
										sb	Store Byte	S	0x02	0x3	N/A	M[rs1][7:0]=rs2+imm		msb extends
										sb	Store Byte	SI	0x02	0x4	N/A	M[rs1][i:0]=imm		
										sh	Store Halfword	S	0x02	0x5	N/A	M[rs1+imm][15:0]=rs2		msb extends
										sh	Store Halfword	SR	0x02	0x6	Reserved	M[rs1+rs2][15:0]=rs3		
										sh	Store Halfword	SR	0x02	0x7	Reserved	M[rs1][15:0]=rs2+rs3		
										sh	Store Halfword	S	0x02	0×8	N/A	M[rs1][15:0]=rs2+imm		msb extends
										sh	Store Halfword	SI	0x02	0x9	N/A	M[rs1][15:0]=imm		
										sw	Store Word	S	0x02	0xA	N/A	M[rs1+imm][31:0]=rs2		msb extends
										sw	Store Word	SR	0x02	0xB	Reserved	M[rs1+rs2][31:0]=rs3		
										sw	Store Word	SR	0x02	0xC	Reserved	M[rs1][31:0]=rs2+rs3		
										SW	Store Word	S	0x02	0xD	N/A	M[rs1][31:0]=rs2+imm		msb extends
										lb	Load Byte	!	0x03 0x03	0x1	N/A	rd=M[rs1+imm][7:0]	msb extends	msb extends
										lb	Load Byte Load Byte	R	0x03 0x03	0x2 0x3	060000000 060000000	rd=M[rs1+rs2][7:0] rd=(M[rs1]+rs2)	msb extends msb extends	
										ID III	Load Byte	K	0x03	0x3 0x4	N/A	rd=(M[rs1]+imm)	msb extends	msb extends
										lbu	Load Byte Unsigned	- !	0x03	0x4 0x5	N/A	rd=M[rs1+imm][7:0]	zero extends	msb extends
										lbu	Load Byte Unsigned	P	0x03	0x3	0b0000100	rd=M[rs1+rs2][7:0]	zero extends	IIIDO EXCETOS
										lbu	Load Byte Unsigned	R	0x03	0x2 0x3	060000100	rd=(M[rs1]+rs2)	zero extends	
										lbu	Load Byte Unsigned	i i	0x03	0x6	N/A	rd=(M[rs1]+imm)	zero extends	msb extends
										lh	Load Halfword	1	0x03	0x7	N/A	rd=M[rs1+imm][15:0]	msb extends	
										lh	Load Halfword	R	0x03	0×2	060000001	rd=M[rs1+rs2][15:0]	msb extends	
										lh	Load Halfword	R	0x03	0x3	060000001	rd=(M[rs1]+rs2)	msb extends	
										lh	Load Halfword	1	0x03	0x8	N/A	rd=(M[rs1]+imm)	msb extends	msb extends
										lhu	Load Halfword Unsigned	I	0x03	0x9	N/A	rd=M[rs1+imm][15:0]	zero extends	msb extends
										lhu	Load Halfword Unsigned	R	0x03	0×2	060000101	rd=M[rs1+rs2][15:0]	zero extends	
										lhu	Load Halfword Unsigned	R	0x03	0x3	060000101	rd=(M[rs1]+rs2)	zero extends	
										lhu	Load Halfword Unsigned	1	0x03	0xA	N/A	rd=(M[rs1]+imm)	zero extends	
										lw	Load Word	1	0x03	0xB	N/A	rd=M[rs1+imm][31:0]		msb extends
										lw	Load Word	R	0x03	0x2	060000010	rd=M[rs1+rs2][31:0]		
										lw	Load Word	R	0x03	0x3	060000010	rd=(M[rs1]+rs2)		1
										lw	Load Word	II.	0x03	0xC	N/A	rd=(M[rs1]+imm)	+	msb extends
										beq	Branch ==	B	0x04 0x04	0x0 0x1	N/A N/A	if(rs1==rs2) PC+=imm		msb extends/imm is an offset of 4 bytes
										bne	Branch !=	B	0x04 0x04	0x1 0x2	N/A N/A	if(rs1!=rs2) PC+=imm if(rs1 <rs2) pc+="imm</td"><td>1</td><td>msb extends/imm is an offset of 4 bytes</td></rs2)>	1	msb extends/imm is an offset of 4 bytes
										blt	Branch <	B			N/A N/A			msb extends/imm is an offset of 4 bytes
										bgte	Branch >=	D D	0x04 0x04	0x5 0x6	N/A N/A	if(rs1>=rs2) PC+=imm if(rs1 <rs2) pc+="imm</td"><td>1</td><td>msb extends/imm is an offset of 4 bytes</td></rs2)>	1	msb extends/imm is an offset of 4 bytes
										bltu bgteu	Branch < Unsigned Branch >= Unsigned	B	0x04 0x04	0x6 0x9	N/A N/A	if(rs1 <rs2) pc+="imm<br">if(rs1>=rs2) PC+=imm</rs2)>		msb extends/imm is an offset of 4 bytes msb extends/imm is an offset of 4 bytes
										ial	Jump and Link	li li	0x04 0x5	Reserved	N/A	rd=PC+4; PC+=imm	1	msb extends/imm is an offset of 4 bytes
										jalr	Jump and Link Reg	ĭ	0x6	Reserved	N/A	rd=PC+4; PC=rs1+imm	1	msb extends/imm is an offset of 4 bytes
										lui	Load Upper Imm	· U	0x7	0x0	N/A	rd=imm<<12	zero extends	
										lli	Load Lower Imm	Ü	0x7	0x1	N/A	rd=imm	msb extends	msb extends