Projet Circuits & Architecture

Thomas Hautier

Diagrammes temporels

NOT



ADD



AND


PC
Reg
R[0:7]
RAM
ALU
(add)
GetAddr
NZP
Decode IR
1
1
2
3
3
4

LEA


PC
Reg
R[0:7]
RAM
ALU
(add)
GetAddr
NZP
Decode IR
1
1
2
3
3
4

LDR


PC
Reg
R[0:7]
RAM
ALU
(add)
GetAddr
NZP
Decode IR
1
2
3
4

STR


PC
Reg
R[0:7]
RAM
ALU
(add)
GetAddr
NZP
Decode IR
1
2
3
4

LD



ST



BR

JMP

SETB

RSTB