## **Projet Circuits & Architecture**

\_\_\_\_\_\_

## ###Thomas Hautier

## ## Diagrammes temporels

### NOT

![not](file://media/1595905895.png)

### ADD

![add](file://media/1029756453.png)

### AND

![and](file://media/1917922646.png)

###LEA

![lea](file://media/225146132.png)

### LDR

![ldr](file://media/1557913295.png)

### STR

![str](file://media/568818298.png)

### LD

![ld](file://media/1479546668.png)

### ST

![st](file://media/1994396648.png)

### BR

![br](file://media/1598037696.png)

### JMP

![jmp](file://media/1388566609.png)

### SETB / RSTB

![setb](file://media/1624610234.png)