# Department of Electronic & Telecommunication Engineering

## University of Moratuwa

## EN2111 Electronic Circuit Design



# **Design UART Implementation in FPGA**

### Group 38

Name	Index
W. A. D. N. M. Wanniarachchi	210679B
T. R. Wathudura	210682D
M. P. Wickramarathne	210703V

This is submitted as a partial fulfillment for the module.

## Contents

1.	Introduction	3
	Verilog RTL code	
	a) Top level module	3
	b) Transmitter	
	c) Receiver	
	d) Baudrate	
3.	RTL view	6
4.	Testbench	7
	Simulation results	
	FPGA implementation	

#### 1. Introduction

Universal Asynchronous Receiver Transmitters (UARTs) are widely used communication protocols for serial communication between electronic devices. They are popular due to their simplicity and ease of implementation. In this project, we will implement a UART transceiver system on two separate Field Programmable Gate Arrays (FPGAs) on a DEO-Nano board.

UARTs facilitate asynchronous serial communication, meaning that the data being transmitted does not require a clock signal to synchronize the sender and receiver. This reduces the complexity of the design. UARTs transmit data one bit at a time over a single wire.

Our design will be described using Verilog hardware descriptive language (HDL) and will be simulated using ModelSim software. The DEO-Nano board will be used as the target platform for implementation using Quartus Prime software. This report will detail the design process, including the Verilog code for the UART transmitter and receiver modules, the co-simulation environment setup in ModelSim, and the results of the simulation.

#### 2. Verilog RTL Code

#### (a) Top level module

```
⊟module uart(input wire [7:0] data in, //input data
 2
                 input wire wr en,
 3
                 input wire clear,
 4
                 input wire clk_50m,
 5
                 output wire Tx,
 6
                 output wire Tx busy,
 7
                 input wire Rx,
8
                 output wire ready,
 9
                 input wire ready_clr,
10
                 output wire [7:0] data_out,
11
                 output [7:0] LEDR,
12
                 output wire Tx2//output data
13
                 );
14
    assign LEDR = data in;
     assign Tx2 = Tx;
15
    wire Txclk en, Rxclk_en;
16
17
   □baudrate uart_baud( .clk_50m(clk_50m),
18
                           .Rxclk en (Rxclk en),
19
                           .Txclk en (Txclk en)
20
21
   Etransmitter uart_Tx( .data_in(data_in),
                           .wr en (wr en),
22
                           .clk_50m(clk_50m),
23
24
                           .clken(Txclk en), //We assign Tx clock to enable clock
25
                           .Tx(Tx),
                           .Tx busy (Tx busy)
26
                           );
```

```
⊟receiver uart_Rx( .Rx(Rx),
                        .ready (ready),
29
30
                        .ready clr(ready clr),
31
                        .clk 50m(clk 50m),
                        .clken(Rxclk_en), //We assign Tx clock to enable clock
32
33
                        .data(data out)
34
35
36
    endmodule
37
```

#### (b) Transmitter

```
module transmitter( input wire [7:0] data_in, //input data as an 8-bit regsiter/vector
 2
                             input wire wr_en, //e nable wire to start
 3
                             input wire clk_50m,
 4
                             input wire clken, //clock signal for the transmitter
 5
                             output reg Tx, //a single 1-bit register variable to hold transmitting bit
 6
                             output wire Tx busy //transmitter is busy signal
8
 9
   ■initial begin
   end
         Tx = 1'bl; //initialize Tx = 1 to begin the transmission
10
11
12
    //Define the 4 states using 00,01,10,11 signals
    parameter TX_STATE_IDLE = 2'b00;
parameter TX_STATE_START = 2'b01;
13
    parameter TX_STATE_DATA = 2'b10;
    parameter TX STATE STOP = 2'b11;
17
     reg [7:0] data = 8'h00; //set an 8-bit register/vector as data, initially equal to 00000000
18
    reg [2:0] bit_pos = 3'h0; //bit position is a 3-bit register/vector, initially equal to 000
19
    reg [1:0] state = TX_STATE_IDLE; //state is a 2 bit register/vector, initially equal to 00
20
21
22 Balways @(posedge clk_50m) begin
23 ⊟
        case (state) //Let us consider the 4 states of the transmitter
        TX STATE IDLE: begin //We define the conditions for idle or NOT-BUSY state
            if (~wr en) begin
               state <= TX STATE START; //assign the start signal to state
26
               data <= data_in; //we assign input data vector to the current data
bit_pos <= 3 ho; //we assign the bit position to zero</pre>
27
28
29
            end
30
        end
        TX_STATE_START: begin //We define the conditions for the transmission start state
31 🖨
           if (clken) begin
  Tx <= 1'b0; //set Tx = 0 indicating transmission has started</pre>
32
33
34
              state <= TX_STATE_DATA;</pre>
35
           end
36
37
        TX_STATE_DATA: begin
           if (clken) begin
38 ⊟
              if (bit_pos == 3'h7) //we keep assigning Tx with the data until all bits have been transmitted from
39
40
                 state <= TX_STATE_STOP; // when bit position has finally reached 7, assign state to stop transmis
41
42
                 bit pos <= bit pos + 3'h1; //increment the bit position by 001
              Tx <= data[bit_pos]; //Set Tx to the data value of the bit position ranging from 0-7
43
44
           end
45
        end
        TX_STATE_STOP: begin
46
   Е
47
   П
           if (clken) begin
Tx <= 1'bl; //set Tx = 1 after transmission has ended</pre>
48
              state <= TX STATE IDLE; //Move to IDLE state once a transmission has been completed
49
51
        end
52
   default: begin Tx \le 1'bl; // always begin with Tx = 1 and state assigned to IDLE
53
54
           state <= TX_STATE_IDLE;</pre>
55
        endcase
    end
57
58
59
     assign Tx_busy = (state != TX_STATE_IDLE); //We assign the BUSY signal when the transmitter is not idle
60
    endmodule
61
```


#### (c) Receiver

```
Emodule receiver (input wire Rx,
                          output reg ready,
                                                      // default 1 bit reg
 3
                          input wire ready clr,
 4
                          input wire clk_50m,
 5
                          input wire clken,
 6
                          output reg [7:0] data
                                                     // 8 bit register
    ⊟initial begin
 9
        ready = 1'b0; // initialize ready = 0
         data = 8'b0; // initialize data as 00000000
10
11
12
     // Define the 4 states using 00,01,10 signals
     parameter RX_STATE_START = 2'b00;
13
     parameter RX_STATE_DATA
parameter RX_STATE_STOP
                                    = 2'b01;
14
                                    = 2'b10;
15
16
17
     reg [1:0] state = RX_STATE_START; // state is a 2-bit register/vector, initially equal to 00
     reg [3:0] sample = 0; // This is a 4-bit register
reg [3:0] bit_pos = 0; // bit position is a 4-bit register/vector, initially equal to 000
18
19
     reg [7:0] scratch = 8'b0; // An 8-bit register assigned to 00000000
20
21
22 Balways @(posedge clk_50m) begin
23
         if (ready clr)
24
            ready <= 1'b0; // This resets ready to 0
25
        if (clken) begin
26 ⊟
27 ⊟
            case (state) // Let us consider the 3 states of the receiver
28 ⊟
            RX STATE START: begin // We define condtions for starting the receiver
               if (|\bar{R}x| | sample != 0) // start counting from the first low sample sample <= sample + 4'b1; // increment by 0001
29
30
               if (sample == 15) begin // once a full bit has been sampled state <= RX_STATE_DATA; // start collecting data bits
31
32
                  bit_pos \leftarrow \overline{0};
33
34
                  sample \ll 0;
35
                  scratch <= 0;
36
               end
37
            end
38 🖨
            RX_STATE_DATA: begin // We define conditions for starting the data colleting
               sample <= sample + 4'b1; // increment by 0001
39
40
               if (sample == 4'h8) begin // we keep assigning Rx data until all bits have 01 to 7
                  scratch[bit pos[2:0]] <= Rx;</pre>
42
                  bit pos <= bit pos + 4'bl; // increment by 0001
43
               if (bit pos == 8 \text{ \&\& sample} == 15) // when a full bit has been sampled and
44
                  state <= RX_STATE_STOP; // bit position has finally reached 7, assign state to stop
45
46
            end
47 Ė
            RX STATE STOP: begin
48
                ^{\star} Our baud clock may not be running at exactly the
49
                * same rate as the transmitter. If we thing that
50
                * we're at least half way into the stop bit, allow
51
52
                * transition into handling the next start bit.
53
               if (sample == 15 || (sample >= 8 && !Rx)) begin
54
                   state <= RX STATE_START;
55
56
                   data <= ~scratch;
                   ready <= 1'b1;
57
58
                   sample <= 0;</pre>
59
               end
60 ់
               else begin
                  sample <= sample + 4'b1;</pre>
61
62
               end
63
            end
            default: begin
64
   65
               state <= RX STATE START; // always begin with state assigned to START
66
67
            endcase
68
         end
69
70
71
     endmodule
72
```

#### (d) Baudrate

```
⊟module baudrate
                                (input wire clk_50m,
                                 output wire Rxclk_en,
                                 output wire Txclk_en
      //Our Testbench uses a 50 MHz clock.
 8
      //Want to interface to 115200 baud UART for Tx/Rx pair //Hence, 50000000 / 115200 = 435 Clocks Per Bit.
      parameter RX_ACC_MAX = 50000000 / (115200 * 16);
parameter TX_ACC_MAX = 50000000 / 115200;
      parameter RX_ACC_WIDTH = $clog2(RX_ACC_MAX);
parameter TX_ACC_WIDTH = $clog2(TX_ACC_MAX);
reg [RX_ACC_WIDTH - 1:0] rx_acc = 0;
reg [TX_ACC_WIDTH - 1:0] tx_acc = 0;
13
15
17
18
      assign Rxclk_en = (rx_acc == 5'd0);
19
      assign Txclk_en = (tx_acc == 9'd0);
20
     Balways @(posedge clk_50m) begin
if (rx_acc == RX_ACC_MAX[RX_ACC_WIDTH - 1:0])
21
22
23
                rx_acc <= 0;
24
25
               rx_acc <= rx_acc + 5'b1; //increment by 00001
26
27
28 Halways @(posedge clk_50m) begin
29 | if (tx_acc == TX_ACC_MAX[TX_ACC_WIDTH - 1:0])
                tx_acc <= 0;
30
31
32
                tx_acc <= tx_acc + 9'b1; //increment by 000000001</pre>
33
34
35
      endmodule
```

#### 3. RTL view



#### 4. Testbench

```
//This is a simple testbench for UART Tx and Rx.
     //The Tx and Rx pins have been connected together creating a serial loopback.
 3
    //We check if we receive what we have transmitted by sending incremeting data bytes.
    //It sends out byte 0xAB over the transmitter
    //It then exercises the receive by receiving byte 0x3F
 6
    //`include "uart.v"
    module uart TB();
10
11
    reg [7:0] data = 0;
12
    reg clk = 0;
     reg enable = 0;
13
14
15
     wire Tx busy;
16
     wire rdy;
17
     wire [7:0] Rx data;
18
19
     wire loopback;
20
    reg ready_clr = 0;
21
22
   Buart test uart (.data in (data),
23
                    .wr en (enable),
                     .clk_50m(clk),
24
25
                     .Tx(loopback),
26
                     .Tx_busy(Tx_busy),
27
                     .Rx(loopback),
28
                     .ready (ready),
29
                    .ready_clr(ready_clr),
30
                     .data out (Rx data)
31
    ∃initial begin
        $dumpfile("uart.vcd");
33
        $dumpvars(0, uart_TB);
enable <= 1'b1;</pre>
34
35
36
        #2 enable <= 1'b0;</pre>
37
38 ⊟always begin
    #1 clk = ~clk;
39
40
41
   ⊟always @(posedge ready) begin
        #2 ready_clr <= 1;</pre>
42
        #2 ready_clr <= 0;
43
44
   Ė
        if (Rx data != data) begin
45
           $display("FAIL: rx data %x does not match tx %x", Rx_data, data);
46
           $finish;
47
        end
48 ⊟
        else begin
49
           if (Rx data == 8'h2) begin //Check if received data is 11111111
50
               $display("SUCCESS: all bytes verified");
51
52
           end
           data <= data + 1'b1;
53
54
           enable <= 1'b1;
           #2 enable <= 1'b0;</pre>
55
56
        end
    end
57
58 endmodule
59
```

### 5. Simulation Results



## 6. FPGA implementation



