

Phase 5 — algorithm ranking per architecture (Dirichlet stress avg, test AUC)

