


REV A SCHEMATIC REVIEW. NO PCB LAYOUT OR FABRICATION RELEASE.


915 MHz LoRa card

Local labels connect equal names. NC marks deliberate unused module pins.
Selected parts: see BOM, FOOTPRINT_REVIEW.md and ASSEMBLY_NOTES.md.














Module pad 21 ANT: NC, use module IPEX. Both pads 9 and 10 are VCC. H1 is the mandatory alignment-post hole.
DIO2 is AUX0 for a local test point only; do not connect it to a Pico GPIO.
AUX1 is reserved. DIO3 is internal TCXO control, configured to 2.2 V.




























MISO: source -> 22R -> slot A7. Fit 0R option; scope/IBIS verify.
Place at module output/socket, before shared bus. No long stubs.

KEYED SLOT: H1 engages the carrier M3 x 25 post before electrical contact.
All headers and passives factory fitted. No user soldering or antenna-selector rework.
Power declarations describe power arriving through the slot and buck output after L1.
No PCB layout is authorized. Footprint and assembly evidence: see DESIGN_REVIEW.md.

SCHEMATIC REVIEW — NOT FOR FABRICATION

Sheet: /
File: e22-900m30s-rev-a.kicad_sch

Title: 915 MHz LoRa card

Size: A3	Date: 2026-09-17	**Rev: A-schematic**
KiCad E.D.A. 10.0.6		Id: 1/1