

Portas Lógicas

Uma porta lógica é um modelo idealizado de computação ou dispositivo eletrônico físico que implementa uma função booleana, uma operação lógica realizada em uma ou mais entradas binárias que produz uma única saída binária.

Buffer	NOT	AND	OR																																																
<table border="1"><thead><tr><th>Input</th><th>Out</th></tr></thead><tbody><tr><td>A</td><td>Q</td></tr><tr><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td></tr></tbody></table>	Input	Out	A	Q	0	0	1	1	<table border="1"><thead><tr><th>Input</th><th>Out</th></tr></thead><tbody><tr><td>A</td><td>Q</td></tr><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td></tr></tbody></table>	Input	Out	A	Q	0	1	1	0	<table border="1"><thead><tr><th>Input</th><th>Out</th></tr></thead><tbody><tr><td>A B</td><td>Q</td></tr><tr><td>0 0</td><td>0</td></tr><tr><td>1 0</td><td>0</td></tr><tr><td>0 1</td><td>0</td></tr><tr><td>1 1</td><td>1</td></tr></tbody></table>	Input	Out	A B	Q	0 0	0	1 0	0	0 1	0	1 1	1	<table border="1"><thead><tr><th>Input</th><th>Out</th></tr></thead><tbody><tr><td>A B</td><td>Q</td></tr><tr><td>0 0</td><td>0</td></tr><tr><td>1 0</td><td>1</td></tr><tr><td>0 1</td><td>1</td></tr><tr><td>1 1</td><td>1</td></tr></tbody></table>	Input	Out	A B	Q	0 0	0	1 0	1	0 1	1	1 1	1								
Input	Out																																																		
A	Q																																																		
0	0																																																		
1	1																																																		
Input	Out																																																		
A	Q																																																		
0	1																																																		
1	0																																																		
Input	Out																																																		
A B	Q																																																		
0 0	0																																																		
1 0	0																																																		
0 1	0																																																		
1 1	1																																																		
Input	Out																																																		
A B	Q																																																		
0 0	0																																																		
1 0	1																																																		
0 1	1																																																		
1 1	1																																																		
XOR	NAND	NOR	XNOR																																																
<table border="1"><thead><tr><th>Input</th><th>Out</th></tr></thead><tbody><tr><td>A B</td><td>Q</td></tr><tr><td>0 0</td><td>0</td></tr><tr><td>1 0</td><td>1</td></tr><tr><td>0 1</td><td>1</td></tr><tr><td>1 1</td><td>0</td></tr></tbody></table>	Input	Out	A B	Q	0 0	0	1 0	1	0 1	1	1 1	0	<table border="1"><thead><tr><th>Input</th><th>Out</th></tr></thead><tbody><tr><td>A B</td><td>Q</td></tr><tr><td>0 0</td><td>1</td></tr><tr><td>1 0</td><td>1</td></tr><tr><td>0 1</td><td>1</td></tr><tr><td>1 1</td><td>0</td></tr></tbody></table>	Input	Out	A B	Q	0 0	1	1 0	1	0 1	1	1 1	0	<table border="1"><thead><tr><th>Input</th><th>Out</th></tr></thead><tbody><tr><td>A B</td><td>Q</td></tr><tr><td>0 0</td><td>1</td></tr><tr><td>1 0</td><td>0</td></tr><tr><td>0 1</td><td>0</td></tr><tr><td>1 1</td><td>0</td></tr></tbody></table>	Input	Out	A B	Q	0 0	1	1 0	0	0 1	0	1 1	0	<table border="1"><thead><tr><th>Input</th><th>Out</th></tr></thead><tbody><tr><td>A B</td><td>Q</td></tr><tr><td>0 0</td><td>1</td></tr><tr><td>1 0</td><td>0</td></tr><tr><td>0 1</td><td>0</td></tr><tr><td>1 1</td><td>1</td></tr></tbody></table>	Input	Out	A B	Q	0 0	1	1 0	0	0 1	0	1 1	1
Input	Out																																																		
A B	Q																																																		
0 0	0																																																		
1 0	1																																																		
0 1	1																																																		
1 1	0																																																		
Input	Out																																																		
A B	Q																																																		
0 0	1																																																		
1 0	1																																																		
0 1	1																																																		
1 1	0																																																		
Input	Out																																																		
A B	Q																																																		
0 0	1																																																		
1 0	0																																																		
0 1	0																																																		
1 1	0																																																		
Input	Out																																																		
A B	Q																																																		
0 0	1																																																		
1 0	0																																																		
0 1	0																																																		
1 1	1																																																		