



CSE211: COMPUTER ORGANIZATION AND DESIGN

Course Assessment Model

Lectures Per week: 3, Tutorials per week: 1

Class Attendance	:	5 marks
2 Class Assessments and 1 Quiz	:	20 marks
Mid Term Exam	:	25 marks
End Term Exam	:	50 marks

Total Marks : 100 marks

11/16/2018



CSE211: COMPUTER ORGANIZATION AND DESIGN

Unit I

Introduction to digital electronics : logic gate, introduction to combinational circuits, introduction to sequential circuits

Introduction to basics of architecture : computer architecture, computer organization

Register Transfer and Micro Operations : Bus and Memory Transfer, Logic Micro operations, Shift Micro Operations, Register transfer and register transfer language, Design of arithmetic logic unit, arithmetic micro operations, arithmetic logic shift unit

11/16/2018



CSE211: COMPUTER ORGANIZATION AND DESIGN

Objective of This Subject in Course

- To understand the generic principles that underlie the building of a digital computer.
- To review the structure and functioning of a digital computer and understand its overall system architecture.
- To analyze the working of memory unit and study the examples of mapping techniques of different memory systems.

11/16/2018



Introduction to Digital Electronics

- Digital Systems are used in communication, business transactions, traffic control, space guidance, medical treatments, weather monitoring, the internet and many other commercial, industrial and scientific enterprises.
- Digital System can manipulate a discrete element of information, such as discrete elements of information can be electric impulses, the decimal digits, the letter of an alphabet, arithmetic operations or any other set of meaningful symbols.
- Discrete quantity of information arises either from the nature of the process or may be quantized from a continuous process.

11/16/2018



CSE211: COMPUTER ORGANIZATION AND DESIGN

Books Preferred

- By M. Morris Mano "COMPUTER SYSTEM ARCHITECTURE", Published by PEARSON Publication
- By HENNESSY, J.L., DAVID A PATTERSON, AND GOLDBERG "COMPUTER ARCHITECTURE A QUANTITATIVE APPROACH" Published by PEARSON Publication
- By P. PAL CHOUDHURI "COMPUTER ORGANISATION AND DESIGN" Published by PRENTICE HALL



Basic Elements of Digital Electronics

- Logic Gates
- Decoder
- Encoder
- Multiplexer
- De-multiplexer
- Flip-flop

11/16/2018

Logic Gates

Basic Logic Gates


- AND Gate
- OR Gate
- NOT Gate

Universal Logic Gates








- NAND Gate
- NOR Gate

11/16/2018

Basic Gates using NAND Gate




Logic Gates

Name	NOT	AND	NAND	OR	NOR	XOR	XNOR																																																																																																
Alg. Expr.	\overline{A}	AB	\overline{AB}	$A+B$	$\overline{A+B}$	$A\oplus B$	$\overline{A\oplus B}$																																																																																																
Symbol																																																																																																							
Truth Table	<table><tr><th>A</th><th>X</th></tr><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td></tr></table>	A	X	0	1	1	0	<table><tr><th>B</th><th>A</th><th>X</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	B	A	X	0	0	0	0	1	0	1	0	0	1	1	1	<table><tr><th>B</th><th>A</th><th>X</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	B	A	X	0	0	1	0	1	1	1	0	1	1	1	0	<table><tr><th>B</th><th>A</th><th>X</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	B	A	X	0	0	0	0	1	1	1	0	1	1	1	1	<table><tr><th>B</th><th>A</th><th>X</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	B	A	X	0	0	1	0	1	0	1	0	0	1	1	0	<table><tr><th>B</th><th>A</th><th>X</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	B	A	X	0	0	0	0	1	1	1	0	1	1	1	0	<table><tr><th>B</th><th>A</th><th>X</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	B	A	X	0	0	1	0	1	0	1	0	0	1	1	1
	A	X																																																																																																					
	0	1																																																																																																					
	1	0																																																																																																					
B	A	X																																																																																																					
0	0	0																																																																																																					
0	1	0																																																																																																					
1	0	0																																																																																																					
1	1	1																																																																																																					
B	A	X																																																																																																					
0	0	1																																																																																																					
0	1	1																																																																																																					
1	0	1																																																																																																					
1	1	0																																																																																																					
B	A	X																																																																																																					
0	0	0																																																																																																					
0	1	1																																																																																																					
1	0	1																																																																																																					
1	1	1																																																																																																					
B	A	X																																																																																																					
0	0	1																																																																																																					
0	1	0																																																																																																					
1	0	0																																																																																																					
1	1	0																																																																																																					
B	A	X																																																																																																					
0	0	0																																																																																																					
0	1	1																																																																																																					
1	0	1																																																																																																					
1	1	0																																																																																																					
B	A	X																																																																																																					
0	0	1																																																																																																					
0	1	0																																																																																																					
1	0	0																																																																																																					
1	1	1																																																																																																					

11/16/2018

Basic Gates using NOR Gate




Universal Logic Gates


- A universal gate is a gate which can implement any Boolean function without need to use any other gate type.
- The NAND and NOR gates are universal gates.
- In practice, this is advantageous since NAND and NOR gates are economical and easier to fabricate and are the basic gates used in all IC digital logic families

11/16/2018

Decoder



Encoder (Priority Encoder)



Applications of Multiplexers

• Computer Memory

Multiplexers are used in computer memory to maintain a huge amount of memory in the computers, and also to reduce the number of copper lines required to connect the memory to other parts of the computer.


• Telephone Network

In telephone networks, multiple audio signals are integrated on a single line of transmission with the help of a multiplexer.

• Transmission from the Computer System of a Satellite


Multiplexer is used to transmit the data signals from the computer system of a spacecraft or a satellite to the ground system by using a GSM satellite.

Multiplexers



- In the large-scale-digital systems, a single line is required to carry on two or more digital signals – and, of course! At a time, one signal can be placed on the one line. But, what is required is a device that will allow us to select; and, the signal we wish to place on a common line, such a circuit is referred to as multiplexer.

De-Multiplexers



Applications of Multiplexers

Multiplexers are used in various applications wherein multiple-data need to be transmitted by using single line.

• Communication System

A communication system has both a communication network and a transmission system. By using a multiplexer, the efficiency of the communication system can be increased by allowing the transmission of data, such as audio and video data from different channels through single lines or cables.

Applications of De multiplexer

De multiplexers are used to connect a single source to multiple destinations. These applications include the following:

• Communication System

Mux and de-mux both are used in communication system to carry out the process of data transmission. A De-multiplexer receives the output signals from the multiplexer and at the receiver end it converts them back to the original form.

• Arithmetic Logic Unit

The output of the ALU is fed as an input to the De-multiplexer, and the output of the de-multiplexer is connected to a multiple register. The output of the ALU can be stored in multiple registers.

Applications of De multiplexer



• Serial to Parallel Converter

This converter is used to reconstruct parallel data. In this technique, serial data is given as an input to the De-multiplexer at a regular interval, and a counter is attached to the de-multiplexer at the control input to detect the data signal at the output of the de-multiplexer. When all data signals are stored, the output of the de-mux can be read out in parallel.

Sequential Circuits



Latches

- NAND Latch
- NOR Latch

Flip-Flops


- S-R Flip Flop (Set-Reset)
- D Flip Flop
- J-K Flip Flop (Jack-King)
- T Flip Flop

Combinational Circuits



- No feedback paths
- No memory
- Combinational circuit is a connected arrangement of logic gates with set of inputs and outputs.
- Binary values of outputs are a function of binary combination of inputs.

NAND Latch




S	R	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	x
1	1	1	x

Sequential Circuits




- Feedback paths exist
- Memory present
- 2 Types- Synchronous and Asynchronous
- Synchronous seq circuits employ signals that effect storage elements only at discrete instants of time.
- Synchronization is achieved with help of device called clock

NOR Latch




S	R	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	x
1	1	1	x

SR Flip Flop




CLK	S	R	Q_n	Q_{n+1}
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	1
1	1	1	0	X
1	1	1	1	X

T Flip Flop



CLK	T	Q_n	Q_{n+1}
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

D Flip Flop



CLK	D	Q_n	Q_{n+1}
0	X	0	0
0	X	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1


Excitation Tables of FFs



SR Flip-flop				D Flip-flop		
$Q(t)$	$Q(t+1)$	S	R	$Q(t)$	$Q(t+1)$	DR
0	0	0	X	0	0	0
0	1	1	0	0	1	1
1	0	0	1	1	0	0
1	1	X	0	1	1	1

JK flip-flop				T flip-flop		
$Q(t)$	$Q(t+1)$	J	K	$Q(t)$	$Q(t+1)$	DR
0	0	0	x	0	0	0
0	1	1	x	0	1	1
1	0	x	1	1	0	1
1	1	x	0	1	1	0

JK Flip Flop



CLK	J	K	Q_n	Q_{n+1}
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

Introduction to basics of Architecture



Computer Organization and Architecture

Computer Organization - the internal arrangements of a computer, which includes the design of the processor, memory and input/output circuits.


Computer Architecture describes features of a computer family (notably the instructions) and not the specific implementation, just like architecture of a house might be described as Victorian.

Some do not differentiate between **computer organization** and **computer architecture**.


Introduction to basics of Architecture

• All computer functions are:


- Data processing
- Data storage
- Data movement
- Control mechanism



System Structure - The Control Unit




System Structure - Top Level



Bus Organization

- The CPU communicates with the other components via a bus. A *bus* is a set of Wires (multiplexers) that acts as a shared but common data path to connect multiple subsystems within the system. It consists of multiple lines, allowing the parallel movement of bits.
- Buses are low cost but very versatile, and they make it easy to connect new devices to each other and to the system. At any one time, only one device (be it a register, the ALU, memory, or some other component) may use the bus. However, this sharing often results in a communications bottleneck. The speed of the bus is affected by its length as well as by the number of devices sharing it.







System Structure - The CPU



Common Bus configuration System

A more efficient scheme for transferring information between common bus registers in a multiple-register configuration is a common bus system. A bus structure consists of a set of common lines, one for each bit of a register, through which binary information is transferred one at a time. Control signals determine which register is selected by the bus during each particular register transfer. Constructing a common bus system

- Using multiplexers
- Using three state buffers.






REGISTER

- A register is a group of flip-flops. Each flip-flop is capable of storing one bit of information. An n-bit register consists of a group of n flip-flops capable of storing n bits of binary information.
- In addition to the flip flops, a register may have combinational gates that perform certain data processing tasks. The flip-flops hold the binary information and the gates determine how the information is transferred into the register. Various types of registers are available commercially.
- The simplest register is one that consists of only flip flops without any gates.

Register with Combinational Circuits



THE INTERNAL HARDWARE ORGANIZATION OF A DIGITAL COMPUTER IS BEST DEFINED BY SPECIFYING


1. The set of register it contains and their function.
2. The sequence of micro operations performed on the binary information stored in the registers.
3. The control that initiates the sequence of micro operations.

Register Transfer Language (RTL)



- The symbolic notation used to describe the micro operation transfers among register is called a register transfer language.
- A programming language is a procedure for writing symbols to specify a given computational process.
- A register transfer language is a system for expressing in symbolic form the micro operation sequences among the register of a digital module.

Register made by D Flip Flops



Register Transfer Language (RTL)



Basic Symbols for Register Transfers		
Symbol	Description	Examples
Letters & numerals	Denotes a register	MAR, R2
Parenthesis ()	Denotes a part of a register	R2(0-7), R2(L)
Arrow \leftarrow	Denotes transfer of information	$R2 \leftarrow R1$
Comma ,	Separates two microoperations	$R2 \leftarrow R1, R1 \leftarrow R2$


Register Transfer Language (RTL)

- Information transfer from one register to another is designated in symbolic form by means of a replacement operator. The statement $R2 \leftarrow R1$ denotes a transfer of the content of register R1 into register R2. It designates a replacement of the content of R2 by the content of R1.
- By definition, the content of the source register R1 does not change after the transfer. Normally, we want the transfer to occur only under a predetermined control condition. This can be shown by means of an if-then statement.
If $(P = 1)$ then $(R2 \leftarrow R1)$
Where P is a control signal generated in the control section. It is sometimes convenient to separate the control variables from the register transfer operation by specifying a control function.



Register Transfer Language (RTL)


- A control function is a Boolean variable that is equal to 1 or 0. The control function is included in the statement as follows:
 $P: R2 \leftarrow R1$ The control condition is terminated with a colon. It symbolizes the requirement that the transfer operation be executed by the hardware only if $P = 1$.
- Every statement written in a register transfer notation implies a hardware construction for implementing the transfer.



Register Transfer Language (RTL)

Even though the control condition such as P becomes active just after time t, the actual transfer does not occur until the register is triggered by the next positive transition of the clock at time t + 1. This is shown in figure Below:

Transfer from R1 to R2 when $K_1 = 1$



Register Transfer Language (RTL)

MEMORY TRANSFER

- A memory word will be symbolized by the letter M.
- The particular memory word among the many available is selected by the memory address during the transfer. This will be done by enclosing the address in square brackets following the letter M. Consider a memory unit that receives the address from a register, called the address register, symbolized by AR. The data are transferred to another register, called the data register, symbolized by DR. Then:



Register Transfer Language (RTL)

- The register that holds an address for the memory unit is called a memory address register and is designated by the name MAR or AR. As for registers are PC (for program counter), IR (for instruction register) and R1 (for processor register).
- The individual flip-flops in an n-bit register are numbered in sequence from 0 through n-1, starting from 0 in the rightmost position and increasing the numbers toward the left.
- The most common way to represent a register is by a rectangular box with the name of the register inside.
- The name of the 16-bit register is PC. The symbol PC(0—7) or PC(L) refers to the low-order byte and PC(8—15) or PC(H) to the high-order byte.



Register Transfer Language (RTL)

Memory Read Operation: A read operation: the transfer of information from a memory word to the outside environment.

Read: $DR \leftarrow M[AR]$

This causes a transfer of information into DR from the memory word M selected by the address in AR. The write operation transfers the content of a data register to a memory word M selected by the address. Assume that the input data are in register R1 and the address is in AR.




Register Transfer Language (RTL)

Memory write operation: the transfer of new information to be stored into the memory.

Write: $M[AR] \leftarrow R1$

This causes a transfer of information from R1 into the memory word M selected by the address in AR.




Micro operations

Computer system micro operations are of four types:

- Register transfer micro operations (RTL)
- Arithmetic micro operations
- Logic micro operations
- Shift micro operations



Binary incrementer



Arithmetic Micro operations

•The basic arithmetic micro operations are


- Addition $R3 \leftarrow R1+R2$
- Subtraction $R3 \leftarrow R1-R2$ or $R3 \leftarrow R1+R2+1$
- Increment $R2 \leftarrow R2+1$
- Decrement $R2 \leftarrow R2-1$

•The additional arithmetic micro operations are


- Add with carry
- Subtract with borrow
- Transfer/Load



Binary Adder Subtractor



Binary Adder Subtractor



➤ Mode input M controls the operation
 ➤ M=0 ---- adder
 ➤ M=1 ---- Subtractor

Logical Micro operations


X	Y	F ₀	F ₁	F ₂	F ₃	F ₄	F ₅	F ₆	F ₇	F ₈	F ₉	F ₁₀	F ₁₁	F ₁₂	F ₁₃	F ₁₄	F ₁₅
0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
0	1	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
1	0	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1

TABLE 4-5. Truth Table for 16 Functions of Two Variables


Boolean function	Microoperation	Name	Boolean function	Microoperation	Name
$F_0 = 0$	$F \leftarrow 0$	Clear	$F_8 = (x+y)'$	$F \leftarrow A \vee B$	NOR
$F_1 = xy$	$F \leftarrow A \wedge B$	AND	$F_9 = (x \oplus y)'$	$F \leftarrow A \oplus B$	Ex-NOR
$F_2 = xy'$	$F \leftarrow A \wedge \bar{B}$		$F_{10} = y'$	$F \leftarrow \bar{B}$	Compl-B
$F_3 = x$	$F \leftarrow A$	Transfer A	$F_{11} = x+y'$	$F \leftarrow A \vee \bar{B}$	
$F_4 = x'y$	$F \leftarrow \bar{A} \wedge B$		$F_{12} = x'$	$F \leftarrow \bar{A}$	Compl-A
$F_5 = y$	$F \leftarrow B$	Transfer B	$F_{13} = x'+y$	$F \leftarrow \bar{A} \vee B$	
$F_6 = x \oplus y$	$F \leftarrow A \oplus B$	Ex-OR	$F_{14} = (xy)'$	$F \leftarrow \bar{A} \wedge B$	NAND
$F_7 = x+y$	$F \leftarrow A \vee B$	OR	$F_{15} = 1$	$F \leftarrow \text{all 1's}$	set to all 1's

TABLE 4-6. Sixteen Logic Microoperations

Binary Arithmetic Operations



Hardware Implementation Of Logical Operations



Function table

S ₁	S ₀	Output	μ-operation
0	0	$F = A \wedge B$	AND
0	1	$F = A \vee B$	OR
1	0	$F = A \oplus B$	XOR
1	1	$F = A'$	Complement

Logical Micro operations

Logic microoperation

- Logic microoperations consider *each bit of the register separately* and treat them as binary variables

➤ exam) $P: R1 \leftarrow R1 \oplus R2$
 1010 Content of R1
 + 1100 Content of R2
 0110 Content of R1 after P-1

Special Symbols

- Special symbols will be adopted for the logic microoperations OR(\vee), AND(\wedge), and complement($\bar{}$ on top), to distinguish them from the corresponding symbols used to express Boolean functions

➤ exam) $P: Q \leftarrow R1 \leftarrow R2 \vee R3, R4 \leftarrow R5 \vee R6$
 Logic OR Arithmetic ADD

List of Logic Microoperation

- Truth Table for 16 functions for 2 variables : Tab. 4-5
- 16 Logic Microoperation : Tab. 4-6
- Hardware Implementation
- 16 microoperation ➤ Use only 4(AND, OR, XOR, Complement)
- One stage of logic circuit

Applications of Logic Micro operations

- Logic micro operations can be used to manipulate individual bits or a portions of a word in a register
- Consider the data in a register A. In another register, B, is bit data that will be used to modify the contents of A

➤ Selective-set	$A \leftarrow A + B$
➤ Selective-complement	$A \leftarrow A \oplus B$
➤ Selective-clear	$A \leftarrow A \cdot B'$
➤ Mask (Delete)	$A \leftarrow A \cdot B$
➤ Clear	$A \leftarrow A \oplus B$
➤ Insert	$A \leftarrow (A \cdot B) + C$
➤ Compare	$A \leftarrow A \oplus B$

Applications of Logic Micro operations



1. In a **selective set operation**, the bit pattern in B is used to set certain bits in A

$$\begin{array}{r} 1100 A_t \\ 1010 B \\ \hline 1110 A_{t+1} \end{array} \quad (A \leftarrow A + B)$$

If a bit in B is set to 1, that same position in A gets set to 1, otherwise that bit in A keeps its previous value.

2. In a **selective complement operation**, the bit pattern in B is used to complement certain bits in A

$$\begin{array}{r} 1100 A_t \\ 1010 B \\ \hline 0110 A_{t+1} \end{array} \quad (A \leftarrow A \oplus B)$$

If a bit in B is set to 1, that same position in A gets complemented from its original value, otherwise it is unchanged.

Applications of Logic Micro operations



6. An **insert operation** is used to introduce a specific bit pattern into A register, leaving the other bit positions unchanged

This is done as

—A mask operation to clear the desired bit positions, followed by

—An OR operation to introduce the new bits into the desired positions

—Example: Suppose you wanted to introduce 1010 into the low order four bits of A:

1101 1000 1011 0001	A (Original)
1101 1000 1011 1010	A (Desired)
1101 1000 1011 0001	A (Original)
1111 1111 1111 0000	Mask
1101 1000 1011 0000	A (Intermediate)
0000 0000 0000 1010	Added bits
1101 1000 1011 1010	A (Desired)

Applications of Logic Micro operations



3. In a **selective clear operation**, the bit pattern in B is used to *clear* certain bits in A

$$\begin{array}{r} 1100 A_t \\ 1010 B \\ \hline 0100 A_{t+1} \end{array} \quad (A \leftarrow A \cdot B')$$

If a bit in B is set to 1, that same position in A gets set to 0, otherwise it is unchanged

4. In a **mask operation**, the bit pattern in B is used to *clear* certain bits in A

$$\begin{array}{r} 1100 A_t \\ 1010 B \\ \hline 1000 A_{t+1} \end{array} \quad (A \leftarrow A \cdot B)$$


If a bit in B is set to 0, that same position in A gets set to 0, otherwise it is unchanged

Shift Micro operations




- There are three types of shifts
 - Logical shift
 - Circular shift
 - Arithmetic shift
- What differentiates them is the information that goes into the serial input

- A right shift operation



- A left shift operation



Applications of Logic Micro operations



5. In a **clear operation**, if the bits in the same position in A and B are the same, they are cleared in A, otherwise they are set in A

$$\begin{array}{r} 1100 A_t \\ 1010 B \\ \hline 0110 A_{t+1} \end{array} \quad (A \leftarrow A \oplus B)$$

Shift Micro operations



- In a Register Transfer Language, the following notation is used

shl for a logical shift left

shr for a logical shift right

Examples:


• $R2 \leftarrow shr R2$

• $R3 \leftarrow shl R3$

Shift Micro operations

- In a circular shift the serial input is the bit that is shifted out of the other end of the register.

- A right circular shift operation:



- A left circular shift operation:



- In a RTL, the following notation is used
 - c/l for a circular shift left
 - c/r for a circular shift right
 - Examples:
 - $R2 \leftarrow c/r R2$
 - $R3 \leftarrow c/l R3$


Shift Micro operations RTL

Symbolic designation	Description
$R \leftarrow shl R$	Shift-left register R
$R \leftarrow shr R$	Shift-right register R
$R \leftarrow cil R$	Circular shift-left register R
$R \leftarrow cir R$	Circular shift-right register R
$R \leftarrow ashl R$	Arithmetic shift-left R
$R \leftarrow ashr R$	Arithmetic shift-right R

Shift Micro operations

- An arithmetic shift is meant for signed binary numbers (integer)
- An arithmetic left shift multiplies a signed number by two
- An arithmetic right shift divides a signed number by two
- Sign bit : 0 for positive and 1 for negative
- The main distinction of an arithmetic shift is that it must keep the sign of the number the same as it performs the multiplication or division
- A right arithmetic shift operation
- A left arithmetic shift operation

Hard ware for shift operations



Function table	
Select	Output
S	H_0 H_1 H_2 H_3
0	I_0 A_0 A_1 A_2
1	A_1 A_2 A_3 I_2


Shift Micro operations

- Example: Assume $R1 = 11001110$, then:
 - Arithmetic shift right once : $R1 = 11100111$
 - Arithmetic shift right twice : $R1 = 11110011$
 - Arithmetic shift left once : $R1 = 10011100$
 - Arithmetic shift left twice : $R1 = 00111000$
 - Logical shift right once : $R1 = 01100111$
 - Logical shift left once : $R1 = 10011100$
 - Circular shift right once : $R1 = 01100111$
 - Circular shift left once : $R1 = 10011101$

Overflow handling in shift operations

- An overflow flip-flop V_s can be used to detect an arithmetic shift-left overflow

$$V_s = R_{n-1} \oplus R_{n-2}$$




Overflow Condition of Arithmetic Shift Registers

arithmetic shift

An *arithmetic shift* is a microoperation that shifts a signed binary number to the left or right. An arithmetic shift-left multiplies a signed binary number by 2. An arithmetic shift-right divides the number by 2. Arithmetic shifts must leave the sign bit unchanged because the sign of the number remains the same when it is multiplied or divided by 2. The leftmost bit in a register holds the sign bit, and the remaining bits hold the number. The sign bit is 0 for positive and 1 for negative. Negative numbers are in 2's complement form. Figure 4-11 shows a typical register of n bits. Bit R_{n-1} in the leftmost position holds the sign bit. R_{n-2} is the most significant bit of the number and R_0 is the least significant bit. The arithmetic shift-right leaves the sign bit unchanged and shifts the number (including the sign bit) to the right. Thus R_{n-1} remains the same, R_{n-2} receives the bit from R_{n-1} , and so on for the other bits in the register. The bit in R_0 is lost.

Arithmetic Logic Shift Unit



Overflow Condition of Arithmetic Shift Registers

The arithmetic shift-left inserts a 0 into R_0 , and shifts all other bits to the left. The initial bit of R_{n-1} is lost and replaced by the bit from R_{n-2} . A sign reversal occurs if the bit in R_{n-1} changes in value after the shift. This happens if the multiplication by 2 causes an overflow. An overflow occurs after an arithmetic shift left if initially, before the shift, R_{n-1} is not equal to R_{n-2} . An overflow flip-flop V_s can be used to detect an arithmetic shift-left overflow.

$$V_s = R_{n-1} \oplus R_{n-2}$$

If $V_s = 0$, there is no overflow, but if $V_s = 1$, there is an overflow and a sign reversal after the shift. V_s must be transferred into the overflow flip-flop with the same clock pulse that shifts the register.

Arithmetic Logic Shift Unit Function Table

Operation select					Operation	Function
S_3	S_2	S_1	S_0	C_{in}		
0	0	0	0	0	$F = A$	Transfer A
0	0	0	0	1	$F = A + 1$	Increment A
0	0	0	1	0	$F = A + B$	Addition
0	0	0	1	1	$F = A + B + 1$	Add with carry
0	0	1	0	0	$F = A + \bar{B}$	Subtract with borrow
0	0	1	0	1	$F = A + \bar{B} + 1$	Subtraction
0	0	1	1	0	$F = A - 1$	Decrement A
0	0	1	1	1	$F = A$	Transfer A
0	1	0	0	\times	$F = A \wedge B$	AND
0	1	0	1	\times	$F = A \vee B$	OR
0	1	1	0	\times	$F = A \oplus B$	XOR
0	1	1	1	\times	$F = \bar{A}$	Complement A
1	0	\times	\times	\times	$F = shr A$	Shift right A into F
1	1	\times	\times	\times	$F = shl A$	Shift left A into F

Arithmetic Logic Shift Unit

Instead of having individual registers performing the micro-operations directly, computer systems employ a number of storage registers connected to a common operational unit called an Arithmetic Logic Unit (ALU).