

CSE211: COMPUTER ORGANIZATION AND DESIGN

Course Assessment Model Lectures Per week: 3, Tutorials per week: 1

Class Attendance : 5 marks 2 Class Assessments and 1 Quiz : 20 marks Mid Term Exam : 25 marks End Term Exam : 50 marks

Total Marks : 100 marks



CSE211: COMPUTER ORGANIZATION AND DESIGN Unit I

Introduction to digital electronics: logic gate, introduction to combinational circuits, introduction to sequential circuits

Introduction to basics of architecture: computer architecture, computer organization

Register Transfer and Micro Operations: Bus and Memory Transfer, Logic Micro operations, Shift Micro Operations, Register transfer and register transfer language, Design of arithmetic logic unit., arithmetic micro operations, arithmetic logic shift unit

11/16/201



CSE211: COMPUTER ORGANIZATION AND DESIGN Objective of This Subject in Course

- To understand the generic principles that underlie the building of a digital computer.
- To review the structure and functioning of a digital computer and understand its overall system architecture.
- To analyze the working of memory unit and study the examples of mapping techniques of different memory systems.

11/16/201



Introduction to Digital Electronics

- Digital Systems are used in communication, business transactions, traffic control, space guidance, medical treatments, weather monitoring, the internet and many other commercial, industrial and scientific enterprises.
- Digital System can manipulates a discreet element of information, such discreet elements of information can be electric impulses, the decimal digits, the letter of an alphabets, arithmetic operations or any other set of meaningful symbols.
- Discreet quantity of information arises either form the nature of the process or may be quantized from a continuous process.

11/16/2018



CSE211: COMPUTER ORGANIZATION AND DESIGN Books Preferred


- By M. Morris Mano "COMPUTER SYSTEM ARCHITECTURE", Published by PEARSON Publication
- By HENNESSY,J.L,DAVID A PATTERSON, AND GOLDBERG " COMPUTER ARCHITECTURE A QUANTITATIVE APPROACH" Published by PEARSON Publication
- By P. PAL CHOUDHURI "COMPUTER ORGANISATION AND DESIGN" Published by PRENTICE HALL





Basic Elements of Digital Electronics


- Logic Gates
- Decoder
- EncoderMultiplexer
- De-multiplexer
- Flip-flop

11/16/2018











Universal Logic Gates
 A universal gate is a gate which can implement any Boolean function without need to use any other gate type.
 The NAND and NOR gates are universal gates.
 In practice, this is advantageous since NAND and NOR gates are economical and easier to fabricate and are the basic gates used in all IC digital logic families





Applications of Multiplexers



· Computer Memory


Multiplexers are used in computer memory to maintain a huge amount of memory in the computers, and also to reduce the number of copper lines required to connect the memory to other parts of the computer.


• Telephone Network

In telephone networks, multiple audio signals are integrated on a single line of transmission with the help of a multiplexer.

• Transmission from the Computer System of a Satellite

 $\label{eq:Multiplexer} \mbox{Multiplexer is used to transmit the data signals from the computer system of a spacecraft or a satellite to the ground system by using a GSM satellite.}$





Applications of Multiplexers



 $\label{eq:multiple-data} \mbox{Multiple-data need to be transmitted by using single line.}$

Communication System

A communication system has both a communication network and a transmission system. By using a multiplexer, the efficiency of the communication system can be increased by allowing the transmission of data, such as audio and video data from different channels through single lines or cables.

Applications of De multiplexer



De multiplexers are used to connect a single source to multiple destinations. These applications include the following:

• Communication System

Mux and de-mux both are used in communication system to carry out the process of data transmission. A De-multiplexer receives the output signals from the multiplexer and at the receiver end it converts them back to the original form.

• Arithmetic Logic Unit

The output of the ALU is fed as an input to the De-multiplexer, and the output of the de-multiplexer is connected to a multiple register. The output of the ALU can be stored in multiple registers.

LOVELY P ROFESSIONAL UNIVERSITY

Applications of De multiplexer



• Serial to Parallel Converter

This converter is used to reconstruct parallel data. In this technique, serial data is given as an input to the De-multiplexer at a regular interval, and a counter is attached to the de-multiplexer at the control input to detect the data signal at the output of the de-multiplexer. When all data signals are stored, the output of the de-mux can be read out in parallel.

Sequential Circuits

Latches

NAND Latch

NOR Latch

Flip-Flops

- S-R Flip Flop (Set-Reset)
- D Flip Flop
- J-K Flip Flop (Jack-King)
- T Flip Flop

Combinational Circuits




- No feedback paths
- No memory
- Combinational circuit is a connected arrangement of logic gates with set of inputs and outputs.
- Binary values of outputs are a function of binary combination of inputs.


NAND	NAND Latch			
R——	S	R	Q _n	Q _{n+1}
/ º † - Q	0	0	0	0
	0	0	1	1
	0	1	0	0
l X	0	1	1	0
	1	0	0	1
	1	0	1	1
l o- ↓ō	1	1	0	Х
$s \longrightarrow \int_{-\infty}^{\infty}$	1	1	1	Х


Sequential Circuits





- Feedback paths exist
- Memory present
- 2 Types- Synchronous and Asynchronous
- Synchronous seq circuits employ signals that effect storage elements only at discrete instants of time.
- Synchronization is achieved with help of device called clock





























Bus Organization

- The CPU communicates with the other components via a bus. A bus is a set of Wires (multiplexers) that acts as a shared but common data path to connect multiple subsystems within the system. It consists of multiple lines, allowing the parallel movement of bits.
- Buses are low cost but very versatile, and they make it easy to connect new devices to each other and to the system. At any one time, only one device (be it a register, the ALU, memory, or some other component) may use the bus. However, this sharing often results in a communications bottleneck. The speed of the bus is affected by its length as well as by the number of devices sharing it.





OVELY PROFESSIONAL UNIVERSITY

Common Bus configuration System

A more efficient scheme for transferring information between common bus registers in a multiple-register configuration is a common bus system. A bus structure consists of a set of common lines, one for each bit of a register, through which binary information is transferred one at a time. Control signals determine which register is selected by the bus during each particular register transfer. Constructing a common bus system

- a. Using multiplexers
- b. Using three state buffers.







Bus Configuration using Multiplexers

The number of multiplexers needed to construct the bus is equal to n.

- The size of each multiplexer must be k x 1 since it multiplexes k data lines.

S1	SO SO	Register Selected
0	0	Α
0	1	В
1	0	C
1	1	D

For example: A common bus for eight registers of 16 bits each requires 16 multiplexers, one for each line in the bus. So Each multiplexer must have eight data input lines and three selection lines to multiplex one significant bit in the eight registers.



Construction of Bus by Three State Buffer

The outputs of four buffers are connected together to form a single bus line. (It must be realized that this type of connection cannot be done with gates that do not

have three-state outputs.) The control inputs to the buffers determine which of the four normal inputs will communicate with the bus line.


- No more than one buffer may be in the active state at any given time.
 The connected buffers must be controlled so that only one three-state buffer has access to the bus line while all other buffers are maintained in a high- impedance state.
- One way to ensure that no more than one control input is active at any given time is to use a decoder, as shown in the diagram.



Bus Configuration using three State Buffer (Gate)

A three-state gate is a digital circuit that exhibits three states. Two of the states are signals equivalent to logic 1 and 0 as in a conventional gate. The third state is a high impedance state.


- The high-impedance state behaves like an open circuit, which means that the output is disconnected and does not have logic significance.
- Three-state gates may perform any conventional logic, such as AND or NAND. However, the one most commonly used in the design of a bus system is the buffer gate.





REGISTER

- A register is a group of flip-flops. Each flip-flop is capable of storing one bit of information. An n-bit register consists of a group of n flipflops capable of storing n bits of binary information.
- In addition to the flip flops, a register may have combinational gates that perform certain data processing tasks. The flip-flops hold the binary information and the gates determine how the information is transferred into the register. Various types of registers are available commercially.
- The simplest register is one that consists of only flip flops without any gates.






THE INTERNAL HARDWARE ORGANIZATION OF A DIGITAL COMPUTER IS BEST DEFINED BY SPECIFYING

- 1. The set of register it contains and their function.
- 2. The sequence of micro operations performed on the binary information stored in the registers.
- 3. The control that initiates the sequence of micro operations.

Register Transfer Language (RTL)



- The symbolic notation used to describe the micro operation transfers among register is called a register transfer language.
- A programming language is a procedure for writing symbols to specify a given computational process.
- A register transfer language is a system for expressing in symbolic form the micro operation sequences among the register of a digital module.



LOVELY P ROFESSIONAL Register Transfer Language (RTL) Basic Symbols for Register Transfers Symbol Description Examples MAR, R2 Letters & Denotes a register numerals Parenthesis () Denotes a part of a R2(0-7), R2(L) register Denotes transfer of R2 ← R1 Arrow ← information Comma, Separates two R2 ← R1, R1 ← R2 microoperations

Register Transfer Language (RTL)



 Information transfer from one register to another is designated in symbolic form by means of a replacement operator. The statement

R2 ← R1

denotes a transfer of the content of register R1 into register R2. It designates a replacement of the content of R2 by the content of R1.

By definition, the content of the source register R1 does not change after the transfer. Normally, we want the transfer to occur only under a predetermined control condition. This can be shown by means of an if-then statement.

If (P = 1) then $(R2 \leftarrow R1)$

Where P is a control signal generated in the control section. It is sometimes convenient to separate the control variables from the register transfer operation by specifying a control function.


Register Transfer Language (RTL)



 A control function is a Boolean variable that is equal to I or 0. The control function is included in the statement as follows:

 $P{:}\;R2 \leftarrow R1\; The\; control\; condition\; is\; terminated\;$ with a colon. It symbolizes the requirement that the transfer operation be executed by the hardware only if P= 1.

 Every statement written in a register transfer notation implies a hardware construction for implementing the transfer.




Register Transfer Language (RTL)



Even though the control condition such as P becomes active just after time t, the actual transfer does not occur until the register is triggered by the next positive transition of the clock at time t + 1.this is shown in figure

Transfer from R1 to R2 when K1=1



Register Transfer Language (RTL)



MEMORY TRANSFER

- A memory word will be symbolized by the letter M.
- The particular memory word among the many available is selected by the memory
 address during the transfer. This will be done by enclosing the address in square
 brackets following the letter M. Consider a memory unit that receives the address
 from a register, called the address register, symbolized by AR. The data are
 transferred to another register, called the data register, symbolized by DR Then:

Register Transfer Language (RTL)



- The register that holds an address for the memory unit is called a memory address register and is designated by the name MAR or AR. As for registers are PC (for program counter), IR (for instruction register) and R1 (for processor register).
- The individual flip-flops in an n-bit register are numbered in sequence from 0 through n-1, starting from 0 in the rightmost position and increasing the numbers toward the left.
- The most common way to represent a register is by a rectangular box with the name of the register inside.
- The name of the 16-bit register is PC. The symbol PC(O—7) or PC(L) refers to the low-order byte and PC(8—15) or PC(H) to the high-order byte.

Register Transfer Language (RTL)



Memory Read Operation: A read operation: the transfer of information from a memory word to the outside environment.

Read: DR \leftarrow M[AR]

This causes a transfer of information into DR from the memory word M selected by the address in AR. The write operation transfers the content of a data register to a memory word M selected by the address. Assume that the input data are in register R1 and the address is in AR.


Register Transfer Language (RTL)



Memory write operation: the transfer of new information to be stored into the memory.

Write: $M[AR] \leftarrow R1$

This causes a transfer of information from R1 into the memory word M selected by the address in AR.




Micro operations




Computer system micro operations are of four types:

- > Register transfer micro operations (RTL)
- > Arithmetic micro operations
- > Logic micro operations
- > Shift micro operations



Arithmetic Micro operations




•The basic arithmetic micro operations are
• Addition R3 ←R1+R2


Addition Subtraction $R3 \leftarrow R1-R2 \text{ or } R3 \leftarrow R1+R2+1$


Increment $R2 \leftarrow R2+1$ R2 ←R2-1 Decrement


•The additional arithmetic micro operations are


- Add with carry Subtract with borrow
- Transfer/Load

















Applications of Logic Micro operations



1. In a selective set operation, the bit pattern in B is used to set certain bits in A

1100A 1010B

1110 A_{t+1} $(A \leftarrow A + B)$

If a bit in B is set to 1, that same position in A gets set to 1, otherwise that bit in A keeps

2. In a $\mbox{\bf selective}$ $\mbox{\bf complement}$ $\mbox{\bf operation},$ the bit pattern in B is used to complement certain bits in A

1100 A_t 1010B

 $0\,1\,1\,0\,\,A_{t+1} \qquad (A \ \leftarrow A \oplus B)$ If a bit in B is set to 1, that same position in A gets complemented from its original value, otherwise it is unchanged.

Applications of Logic Micro operations



6. An insert operation is used to introduce a specific bit pattern into A register, leaving the other bit positions unchanged

- -A mask operation to clear the desired bit positions, followed by
- -An OR operation to introduce the new bits into the desired positions
- -Example: Suppose you wanted to introduce 1010 into the low order four bits of A:

1101 1000 1011 0001 A (Original) A (Desired) 1101 1000 1011 1010

1101 1000 1011 0001 A (Original)

1111 1111 1111 0000 Mask

1101 1000 1011 0000 A (Intermediate) 0000 0000 0000 1010 Added bits

1101 1000 1011 1010 A (Desired)

Applications of Logic Micro operations



3. In a **selective clear operation**, the bit pattern in B is used to *clear* certain bits in A

1100 A

1010B

0 1 0 0 A_{t+1} $(A \leftarrow A \cdot B')$

If a bit in B is set to 1, that same position in A gets set to 0, otherwise it is unchanged

4. In a mask operation, the bit pattern in B is used to clear certain bits in A

1100 A

1010B

1000A_{t+1} $(A \leftarrow A \cdot B)$

If a bit in B is set to 0, that same position in A gets set to 0, otherwise it is unchanged

Shift Micro operations



- There are three types of shifts
- Logical shift Circular shift
- Arithmetic shift
- What differentiates them is the information that goes into the serial input
 - A right shift operation



Applications of Logic Micro operations



5. In a clear operation, if the bits in the same position in A and B are the same, they are cleared in A, otherwise they are set in A

1100 A

1010B

 $0\ 1\ 1\ 0\ A_{t+1} \qquad (A \leftarrow A \oplus B)$

Shift Micro operations




•In a Register Transfer Language, the following notation is used


shl for a logical shift left shr for a logical shift right

Examples:

•R2 ← shr R2

•R3 ← shl R3






Shift Micro operations



- An arithmetic shift is meant for signed binary numbers (integer)
- An arithmetic left shift multiplies a signed number by two
- An arithmetic right shift divides a signed number by two
- Sign bit: 0 for positive and 1 for negative
- The main distinction of an arithmetic shift is that it must keep the sign of the number the same as it performs the multiplication or division
- A right arithmetic shift operation
- A left arithmetic shift operation



Shift Micro operations



• Example: Assume R1=11001110, then: - Arithmetic shift right once : R1 = 11100111 - Arithmetic shift right twice : R1 = 11110011 - Arithmetic shift left once : R1 = 10011100 – Arithmetic shift left twice : R1 = 00111000– Logical shift right once : R1 = 01100111 Logical shift left once : R1 = 1001110<mark>0</mark> - Circular shift right once : R1 = 01100111

– Circular shift left once : R1 = 10011101

Overflow handling in shift operations



• An overflow flip-flop V_s can be used to detect an arithmetic shift-left overflow

> $V_s = R_{n-1} \bigoplus R_{n-2}$ 1 → overflow

0 → no overflow




Overflow Condition of Arithmetic Shift Registers

arithmetic :

An arithmetic shift is a microoperation that shifts a signed binary number to the left or right. An arithmetic shift-left multiplies a signed binary number by 2. An arithmetic shift-right divides the number by 2. Arithmetic shifts must leave the sign bit unchanged because the sign of the number remains the same

when it is multiplied or divided by 2. The leftmost bit in a register holds the sign bit, and the remaining bits hold the number. The sign bit is 0 for positive and I for negative. Negative numbers are in 2's complement form. Figure 4-11 shows a typical register of n bits. Bit R_{n-1} in the leftmost position holds the sign bit. R_{n-2} is the most significant bit of the number and R_0 is the least significant bit. The arithmetic shift-right leaves the sign bit unchanged and shifts the number (including the sign bit) to the right. Thus R_{n-1} remains the same, R_{n-2} receives the bit from R_{n-1} , and so on for the other bits in the register. The bit in R_0 is lost.





Overflow Condition of Arithmetic Shift Registers

The arithmetic shift-left inserts a 0 into R_0 , and shifts all other bits to the left. The initial bit of R_{n-1} is lost and replaced by the bit from R_{n-2} . A sign reversal occurs if the bit in R_{n-1} changes in value after the shift. This happens if the multiplication by 2 causes an overflow. An overflow occurs after an arithmetic shift left if initially, before the shift, R_{n-1} is not equal to R_{n-2} . An overflow flip-flop V_s can be used to detect an arithmetic shift-left overflow.

$$V_s = R_{n-1} \oplus R_{n-2}$$

If $V_s=0$, there is no overflow, but if $V_s=1$, there is an overflow and a sign reversal after the shift. V_s must be transferred into the overflow flip-flop with the same clock pulse that shifts the register.

						PRO UNI
Operation select						
S ₃	S2	S1	So	Cin	Operation	Function
0	0	0	0	0	F = A	Transfer A
0	0	0	0	1	F = A + 1	Increment A
0	o	o	1	o	F = A + B	Addition
0	0	0	1	1	F = A + B + 1	Add with carry
0	0	1	0	0	$F = A + \overline{B}$	Subtract with borrow
0	0	1	0	1	$F = A + \overline{B} + 1$	Subtraction
0	0	1	1	0	F = A - 1	Decrement A
0	0	1	1	1	F = A	Transfer A
0	1	0	0	×	$F = A \wedge B$	AND
0	1	0	1	×	$F = A \vee B$	OR
o	1	1	O	×	$F = A \oplus B$	XOR
0	1	1	1	×	$F = \overline{A}$	Complement A
1	. 0	×	×	×	$F = \operatorname{shr} A$	Shift right A into F
1	1	×	×	×	F = shl A	Shift left A into F

Arithmetic Logic Shift Unit

Instead of having individual registers performing the micro-operations directly, computer systems employ a number of storage registers connected to a common operational unit called an Arithmetic Logic Unit (ALU).

