
Cache Memory

martes, 29 de marzo de 2022 06:57 a. m.



Once the cache is full, in order to put another block in it, we have Replacement Politics:

→ It defines which block is free-d to fit another

→ Depended itectly on the mapping


→ These politics apply to

Ly in direct mapping, there are only two possible ways for each block.

Temporal Locality: if x is needed, likely x will be needed in the near future


ham blocks are grouped in a set of cache lines for blocks 0,2,4 and 6 (half the RAM)

→ In n=3 (n are the connections)



→ for n=4






On those sets of cache we apply the replacement politics


4 types:

1) FIFO: Like a queve

i.e. : we have 4 lines in cache: 0,1,2,3. Let's suppose completely Associative mapping.



2) LFU: Least Frequently Used. This is the one PC's use most.



3) LRU: Least Recently used

-> Uses a list of cuche memory

Two rules for replacement

- 1) If the next line that the processor needs, it puts it in front. I.e., we need address 1, 3-0-1-2
- 2) Replacement: we replace the last on the list (2), and Use it, so goes to front

4) Random: Chooses the cache line to replace randomly

example

These politics are applied by set: in n=2, we need a politic (FIFO) for each two cache lines (n=2)

There are concepts to define cache performance:

- -> CH = Cache coincidence: If the processor looks for a cache address and finds it, the cache address is filled
- -> CM = Cache Miss: If the processor looks for a cache address and cannot find it, thus has to go to a RAM address

and move it to cache

TRCH = Ratio of Of all times the processor looked for an adjess (in cache),

Cache
coincidences how many did it find it in cache ((4))

 $R_{CH} = \begin{bmatrix} \frac{C_H}{C_{H} + C_M} \end{bmatrix}$ the closest to 1 the better $R_{CH} \in [0, 1]$

1.e. $C_H = 2D$ Therefore $R_{CH} = \frac{2D}{20+3D} = \frac{1D}{50} = 0.4$ This cache is failing half the time suggesting problems with replacement politic.

i.e. Suppose RCH = 0.7 and misses are CM = 25, find CH.

$$0.7 = \left[\frac{CH}{C_{+} + 25}\right]$$

 $(C_{H} + 25)(0.7) = C_{H}$ $0.7 C_{H} + 17.5 = C_{H}$

0.7(- C + = -17.5

$$C_{H} = -17.5$$

$$C_{H} = \frac{17.5}{0.3} = \boxed{58.33}$$
 This means that 58 times is found in cache, while 25 missed.

How the cache REALLY WORKS?

1 processor: we have a concept/problem called Cache Coherence, and it cause is that it has redundancy and we should minimize redundancy because it there is have many copies at the same data

a change in RAM, we must change it in two places or more.

Les the cuche (s a redundant set of copies from RAM data.

Therefore, we need to maintain coherence between RAM and cache

If the processor modifies an address in cache (Mc), we need to perform

a process for consistency: cancel the previous and replace it for

the new.

If we don't do this, we have a problem. There are two solutions:

1) Write-through: the same moment the processor changes it, the processor changes the RAM as well: problem, RAM access.

2) Write-back: the processor walts: when an address in cache is modified, we mark it as dirty, and when that address is going be free and reused, on that moment we change the RAM value.

Shared Memory: P, changes its cache address, thus if another P had it, we need to change P and M. But we have a problem: at the moment the p, changed one address, it needs to send the message before change to

processors that have that address to MARK the address in all

P's as invalid.

If onother processor wants to operate a diffy address, it casks for the correct in RAM, and thus in that moment the processor that modified it, is required to modify that address in MAM. It uses the 2) technique

Therefore we need to update data in: 1) M (RAM): with previous two techniques:

1) Snooping: The message is sent to all processors using BUS (one at a time), waiting processors

Let this is only good for small amount of processors

the solution is to use shared Memory, since the network can be hypercube, aing, etc

the use of parallel programming is often with distributed systems