

# EC-204

## <LAB - 8>

### NITK SURATHKAL




### INBASEKARAN.P

## 201EC226

### Prof: Sumam S

## 1. Sequence 1101 detector

**Solution:****State Diagram****State Table**

Present State		i/p	Next State		o/p	Excitation (DFF)		Excitation (JKFF)	
$Q_A$	$Q_B$	x	$Q_A^+$	$Q_B^+$	y	$D_A$	$D_B$	$J_A K_A$ ( $T_A$ )	$J_B K_B$ ( $T_B$ )
0	0	0	0	0	0	0	0	0	0
0	0	1	0	1	0	0	1	0	1
0	1	0	0	0	0	0	0	0	1
0	1	1	1	0	0	1	0	1	1
1	0	0	1	1	0	1	1	0	1
1	0	1	1	0	0	1	0	0	0
1	1	0	0	0	0	0	0	1	1
1	1	1	0	1	1	0	1	1	0

**K Map**

DA	QB,x			
	00	01	11	10
QA 0	0	0	1	0
1	1	1	0	0


$$DA(QA, QB, x) = QA'QBx + QAQB'$$

DB	QB,x			
	00	01	11	10
QA 0	0	1	0	0
1	1	0	1	0

$$DB(QA, QB, x) = QA'QB'x + QAQB'x' + QAQBx$$

a) Using D FF

Circuit diagram




Simulation

Video uploaded on Moodle

b) Using JK FF

Circuit diagram




### Simulation

Video uploaded on Moodle

2. A digital system has one input X and two outputs Y and Z.

### Solution:

#### State Diagram




## Verilog code

```

1  module sequence(y,z, x, rst, clk);
2      output y,z;
3      input x;
4      input clk, rst;
5      reg y,z;
6      reg[2:0] state;
7      parameter s0=3'd0, s1=3'd1, s2=3'd2, s3=3'd3, s4= 3'd4, s5= 3'd5, s6= 3'd6, s7= 3'd7;
8      always @(posedge clk or negedge rst)
9          if(rst==0) begin state=s0; y=0; z=0; end
10         else begin
11             case (state)
12             s0: if(x==0) begin y=0; z=0; state=s2; end
13                 else begin y=0; z=0; state=s1; end
14             s1: if(x==0) begin y=0; z=0; state=s3; end
15                 else begin y=0;z=0; state=s1; end
16             s2: if(x==0) begin y=0; z=0; state=s2; end
17                 else begin y=0; z=0; state=s4; end
18             s3: if(x==0) begin y=0; z=0; state=s2; end
19                 else begin y=1; z=0; state=s4; end
20             s4: if(x==0) begin y=0; z=0; state=s3; end
21                 else begin y=0; z=1; state=s5; end
22             s5: if(x==0) begin y=0; z=0; state=s6; end
23                 else begin y=0; z=0; state=s5; end
24             s6: if(x==0) begin y=0; z=0; state=s6; end
25                 else begin y=0; z=0; state=s7; end
26             s7: if(x==0) begin y=0; z=0; state=s6; end
27                 else begin y=0; z=1; state=s5; end
28             default: state=s0;
29         endcase
30     end
31 endmodule

```


## Simulation



## 3. Vending machine

## Solution:

### State Diagram




### Verilog code

```

question3.v
1  module dispenser(w,c, x, rst, clk);
2      output w,c;
3      input[2:0] x;
4      input clk, rst;
5      reg w,c;
6      reg[2:0] state;
7      parameter s0=3'd0, s1=3'd1, s2=3'd2, s3=3'd3, s4= 3'd4, s5= 3'd5;
8      always @(posedge clk or negedge rst)
9          if(!rst)
10             begin
11                 state=s0; w=0; c=0;
12             end
13         else
14             begin
15                 case (state)
16                     s0: if(x==3'd1) begin w<=0; c<=0; state<=s1; end
17                     else if(x==3'd2) begin w<=0; c<=0; state<= s2; end
18                     else if(x==3'd5) begin w<=1; c<=1; state<=s5; end
19                     else if(x==3'd0) begin w<=0; c<=0; state<=s0; end
20                     s1: if(x==3'd1) begin w<=0; c<=0; state<=s2; end
21                     else if(x==3'd2) begin w<=1; c<=0; state<= s0; end
22                     else if(x==3'd5) begin w<=1; c<=1; state<=s4; end
23                     else if(x==3'd0) begin w<=0; c<=0; state<=s1; end
24                     s2: if(x==3'd1) begin w<=1; c<=0; state<=s0; end
25                     else if(x==3'd2) begin w<=1; c<=1; state<= s0; end
26                     else if(x==3'd5) begin w<=1; c<=1; state<=s3; end
27                     else if(x==3'd0) begin w<=0; c<=0; state<=s2; end
28                     s3: if(x==3'd0) begin w<=0; c<=1; state<=s4; end
29                     s4: if(x==3'd0) begin w<=0; c<=1; state<=s5; end
30                     s5: if(x==3'd0) begin w<=0; c<=1; state<=s0; end
31                     default: state<=s0;
32                 endcase
33             end
34         endmodule
  
```


## Simulation waveform



## 4. Traffic controller

### Solution:


### State Diagram



State Table

Present State		i/p			Next State		o/p	Excitation (DFF)	
$Q_A$	$Q_B$	TL	C	TS	$Q_A^+$	$Q_B^+$	ST	$D_A$	$D_B$
0	0	0	0	x	0	0	0	0	0
0	0	0	1	x	0	0	0	0	0
0	0	1	0	x	0	0	0	0	0
0	0	1	1	x	0	1	1	0	1
0	1	x	x	0	0	1	0	0	1
0	1	x	x	1	1	0	1	1	0
1	0	0	0	x	1	1	1	1	1
1	0	0	1	x	1	0	0	1	0
1	0	1	0	x	1	1	1	1	1
1	0	1	1	x	1	1	1	1	1
1	1	x	x	0	1	1	0	1	1
1	1	x	x	1	1	0	1	1	0

Circuit diagram





## Simulation

Video uploaded on Moodle