1

EC-204

<LAB - 7>

NITK SURATHKAL



INBASEKARAN.P
201EC226

Prof: Sumam S

1. Decade Counter

Solution:


a) Code

```
question1 > W question1.v
      module decadeUpDown (count_up, load, reset, counter_on, data_in,clk, count, TC);
         input count_up, load, reset, counter_on;
         input [3:0]data_in; input clk;
        output reg [3:0]count; putput reg TC;
         always @(posedge clk, negedge reset) begin
           if(reset == 1)
           else if(load == 1)
             count <= data in;</pre>
           else if(counter_on == 1)
             if(count up == 1)
           if(count_up == 1 && count == 9)
           else if(count up == 0 && count == 0)
      endmodule
```

Simulation waveform UP Count

€ 1 +	Msgs													
<pre>/decade_counter/clk</pre>	1													
	0111	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	0000	0001	0111
/decade_counter/TC	0													
<pre>// /decade_counter/count_up</pre>	1													
/decade_counter/counter_on	1													
<u>→</u>	0111	0000											0111	
/decade_counter/load	1													
<pre>/decade_counter/reset</pre>	0													

Simulation waveform DOWN Count



2. Decimal up down counter


Solution:

Verilog code


```
question2 > iquestion2_f.v

1 module twoDigitDecadeCounter(input counter_up,
2 input load, input reset, input counter_on, input clk, input [7:0] data_in,
3 output [7:0] count, output TC);
4 wire n1;
5 decadeCounter cunit(counter_up, load, reset, counter_on, clk, data_in[3:0], count[3:0], n1);
6 decadeCounter cdigit(counter_up, load, reset, counter_on, n1, data_in[7:4], count[7:4], TC);
7 endmodule
```

Simulation UP count



Simulation DOWN count



3. N bit program counter

Solution:

Verilog code

```
question3 >  question3.v

1  module up_counter_nbit(R, Resetn, Clk, PCinc, PCload,
2  parameter n = 4;
3  input [n-1:0] R;
4  input Resetn, Clk, PCload, PCinc;
5  output reg [n-1:0] Q;
6  always@(negedge Resetn, posedge Clk)
7  if (!Resetn)
8  | Q <= 0;
9  else if (PCload)
10  | Q <= R;
11  else if (PCinc)
12  | Q <= Q + 1;
13  endmodule</pre>
```




4. Shift Register 74194

Solution:

Verilog code

```
question4 > 🎎 question4.v
       module universalShiftReg(din,S,clk,Q, reset, lsi, rsi,P);
          input [3:0]din;
          input [3:0]P;
          input [1:0]S;
          input reset, clk, lsi, rsi;
          output reg [3:0]Q;
          assign Q = din;
          wire [3:0]din;
          always@(posedge clk, negedge reset)
            if (!reset)
               Q <= 4'b0000;
                 case (S)
                    2'b00:
 18
                        Q[3] \leftarrow Q[3];
                        Q[2] \leftarrow Q[2];
                        Q[1] \leftarrow Q[1];
                        Q[0] \leftarrow Q[0];
                    2'b01:
                        Q[3] <= rsi;
                        Q[2] \leftarrow Q[3];
                        Q[1] \leftarrow Q[2];
                        Q[0] \leftarrow Q[1];
                    2'b10:
                        Q[0] <= lsi;
                        Q[1] \leftarrow Q[0];
                        Q[2] \leftarrow Q[1];
```

```
2'b01:
                   Q[3] <= rsi;
                   Q[2] \leftarrow Q[3];
                   Q[1] \leftarrow Q[2];
                   Q[0] \leftarrow Q[1];
              2'b10:
                   Q[0] <= lsi;
                   Q[1] \leftarrow Q[0];
                   Q[2] \leftarrow Q[1];
                   Q[3] \leftarrow Q[2];
              2'b11:
                   Q[3] \leftarrow P[3];
                   Q[2] \leftarrow P[2];
                   Q[1] \leftarrow P[1];
                   Q[0] \leftarrow P[0];
           endcase
endmodule
```



5. Self-correction ring counter

Solution:

Verilog code

```
question5 > 🎇 question5.v
      module ring_counter(
           Clock,
           Reset,
          Count
           );
           input Clock;
           input Reset;
           output [3:0] Count;
           reg [3:0] Count_temp;
           always @(posedge(Clock), Reset)
           begin
               if(Reset == 1'b1 || Count == 4'b0000|| Count == 4'b1000)
               begin
                   Count_temp = 4'b0001;
               else if(Clock == 1'b1)
               begin
                   Count temp = {Count temp[2:0],Count temp[3]};
           assign Count = Count_temp;
 22
      endmodule
```



6. Pseudo random sequence generator

Solution:

Verilog code

```
question6 >  question6.v

1  module pseudoRandomSeqGenerator( resetn, clk, Q);

2  parameter n =8;
3  input resetn, clk;
4  output reg [n-1:0] Q;
5  always @(negedge resetn, posedge clk)
6  begin
7  if(!resetn) Q<={1'b1, {n-2{1'b0}}};
8  else begin
9  Q <= Q >> 1;
10  Q[n-1] <= Q[7] ^ Q[3] ^ Q[2] ^Q[1];
11  end
12  end
13  endmodule
14</pre>
```

