



### **Lecture 30: MODELING MEMORY**

PROF. INDRANIL SENGUPTA
DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

### **How to Model Memory?**

- Memory is typically included by instantiating a pre-designed module from a design library.
- Alternatively, we can model memories using two-dimensional arrays.
  - Array of register variables (behavioral model).
  - Mainly used for simulation purposes.
  - Even used for the synthesis of small-size memories.





```
module memory_model ( ....... )
    ...
    reg [7:0] mem [0:1023];
    ...
endmodule
```

```
module memory_model ( .......)
  reg [7:0] mem [0:1023];
  initial begin
    mem[0] = 8'b01001101;
    mem[4] = 8'b00000000;
  end
endmodule
```

### **Typical Example**

- Each memory word is of type [7:0], i.e. 8 bits.
- The memory words can be accessed as mem[0], mem[1], ..., mem[1023].





### **How to Initialize Memory?**

- By reading memory data patterns from a specified disk file.
  - Used for simulation.
  - Used in test benches.
- Two Verilog functions can be used:

```
$readmemb (filename, memname, startaddr, stopaddr)
   (Data is read in binary format)
$readmemh (filename, memname, startaddr, stopaddr)
   (Data is read in hexadecimal format)
```

If "startaddr" and "stopaddr" are omitted, the entire memory is read.



### **Example 1: Initializing a memory from file**

```
module memory_model ( ...... );
  reg [7:0] mem[0:1023];
  initial
   begin
   $readmemh ("mem.dat", mem);
  end
  endmodule
```





### **Example 2: Single-port RAM with synchronous read/write**

```
module ram_1 (addr, data, clk, rd, wr, cs);
  input [9:0] addr;   input clk, rd, wr, cs;
  inout [7:0] data;
  reg [7:0] mem [1023:0];  reg [7:0] d_out;

  assign data = (cs && rd) ? d_out : 8'bz;
  always @(posedge clk)
   if (cs && wr && !rd) mem[addr] = data;
  always @(posedge clk)
   if (cs && rd && !wr) d_out = mem[addr];
  endmodule
```





### **Example 3: Single-port RAM with asynchronous read/write**

```
module ram_2 (addr, data, rd, wr, cs);
  input [9:0] addr;  input rd, wr, cs;
  inout [7:0] data;
  reg [7:0] mem[1023:0];  reg [7:0] d_out;

  assign data = (cs && rd) ? d_out : 8'bz;
  always @(addr or data or rd or wr or cs)
    if (cs && wr && !rd) mem[addr] = data;
  always @(addr or rd or wr or cs)
    if (cs && rd && !wr) d_out = mem[addr];
  endmodule
```





### Example 4: A ROM / EPROM






### **An Important Point to Note**

- Some simulation or synthesis tools give inconsistent behavior when using the "inout" data type.
  - Such "inout" bidirectional data should be avoided.
- A better way to design a memory unit is to keep the data input and data output bus signal lines separate.
  - An example memory description with separate data buses is shown on the next slide.





### **Example 4**




```
module
       ram_3 (data_out, data_in, addr, wr, cs);
 parameter addr_size = 10, word_size = 8,
            memory size = 1024;
  input [addr size-1:0] addr;
  input [word_size-1:0] data_in;
  input wr, cs;
  output [word size-1:0] data out;
 reg [word size-1:0] mem [memory size-1:0];
  assign data_out = mem[addr];
  always @(wr or cs)
     if (wr) mem[addr] = data in;
endmodule
```





 For bidirectional data bus, tristate buffers can be included explicitly.

tri [7:0] Bus;
wire [7:0] data\_out, data\_in;
assign Bus = read ? data\_out : 8'hzz;
assign data\_in = write ? Bus : 8'hzz;







```
module RAM test;
 reg [9:0] address;
                           Simple Test Bench using ram_3
 wite [7:0] data_out;
 reg [7:0] data_in;
 reg write, select;
  integer k, myseed;
 ram_3 RAM (data_out, data_in, address, write, select);
  initial
   begin
      for (k=0; k<=1023; k=k+1)
       begin
         address = k;
         data = (k + k) % 256; read = 0; write = 1; select = 1;
         #2 write = 0; select = 0;
        end
```





```
Address:
           0, Data:
Address: 960, Data: 128
Address: 482, Data: 196
Address: 693, Data: 106
Address: 246, Data: 236
Address: 228, Data: 200
Address: 148, Data: 40
Address: 767, Data: 254
Address: 355, Data: 198
Address: 259, Data:
Address: 21, Data:
                     42
Address: 872, Data: 208
Address: 758, Data: 236
Address: 193, Data: 130
Address: 909, Data: 26
Address: 632, Data: 240
Address: 719, Data: 158
Address: 214, Data: 172
Address: 67, Data: 134
Address: 908, Data: 24
```





# **END OF LECTURE 30**









### Lecture 31: MODELING REGISTER BANKS

PROF. INDRANIL SENGUPTA
DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

#### Introduction

- A register bank or register file is a group of registers, any of which can be randomly accessed.
  - Commonly used in computers to store the user-accessible registers.
  - For example, in the MIPS32 processor, there are 32 32-bit registers, referred to as RO, R1, ..., R31.
- Can be implemented in Verilog as independent registers, or as an array of registers similar to a memory.
- Registers banks often allow concurrent accesses.
  - MIPS32 allows 2 register reads and 1 register write every clock cycle.






- We show various ways of designing a register bank that supports two reads and one write simultaneously.
  - It is assumed that the same register is not read and written simultaneously.











```
// 4 x 32 register file
module regbank_v1 (rdData1, rdData2, wrData, sr1, sr2, dr, write, clk);
  input clk, write;
  input [1:0] sr1, sr2, dr; // Source and destination registers
  input [31:0] wrData;
  output reg [31:0] rdData1, rdData2;
  reg [31:0] R0, R1, R2, R3;
  always @(*)
   begin
      case (sr1)
        0: rdData1 = R0;
        1: rdData1 = R1;
        2: rdData1 = R2;
        3: rdData1 = R3;
        default: rdData1 = 32'hxxxxxxx;
      endcase
  end
```





```
always @(*)
    begin
      case (sr2)
        0: rdData2 = R0;
        1: rdData2 = R1;
        2: rdData2 = R2;
        3: rdData2 = R3;
        default: rdData2 = 32'hxxxxxxx;
      endcase
  end
  always @(posedge clk)
    begin
      if (write)
        case (dr)
          0: R0 <= wrData;
          1: R1 <= wrData;
          2: R2 <= wrData;
          3: R3 <= wrData;
        endcase
    end
endmodule
```

This way of modeling is feasible if the number of registers is small.





```
// 4 x 32 register file
module regbank v2 (rdData1, rdData2, wrData, sr1, sr2, dr, write, clk);
  input clk, write;
  input [1:0] sr1, sr2, dr; // Source and destination registers
  input [31:0] wrData;
  output [31:0] rdData1, rdData2;
  reg [31:0] R0, R1, R2, R3;
                                              always @(posedge clk)
                                                  begin
  assign rdData1 = (sr1 == 0) ? R0 :
                                                    if (write)
                   (sr1 == 1) ? R1 :
                                                      case (dr)
                   (sr1 == 2) ? R2 :
                                                        0: R0 <= wrData;
                   (sr1 == 3) ? R3 : 0;
                                                       1: R1 <= wrData;
  assign rdData2 = (sr2 == 0) ? R0:
                                                       2: R2 <= wrData;
                   (sr2 == 1) ? R1 :
                                                        3: R3 <= wrData;
                   (sr2 == 2) ? R2:
                                                      endcase
                   (sr2 == 3) ? R3 : 0;
                                                  end
                                              endmodule
```





```
// 32 x 32 register file
module regbank_v3 (rdData1, rdData2, wrData, sr1, sr2, dr, write, clk);
input clk, write;
input [4:0] sr1, sr2, dr; // Source and destination registers
input [31:0] wrData;
output [31:0] rdData1, rdData2;

reg [31:0] regfile[0:31];
assign rdData1 = regfile[sr1];
assign rdData2 = regfile[sr2];
always @(posedge clk)
   if (write) regfile[dr] <= wrData;
endmodule</pre>
```





```
// 32 x 32 register file with reset facility
module regbank_v4 (rdData1, rdData2, wrData, sr1, sr2, dr, write, reset, clk);
  input clk, write, reset;
  input [4:0] sr1, sr2, dr; // Source and destination registers
  input [31:0] wrData;
  output [31:0] rdData1, rdData2;
                                          always @(posedge clk)
  integer k;
                                              begin
                                                if (reset) begin
  reg [31:0] regfile[0:31];
                                                  for (k=0; k<32; k=k+1) begin
                                                    regfile[k] <= 0;
  assign rdData1 = regfile [sr1];
                                                  end
  assign rdData2 = regfile [sr2];
                                                end
                                                else begin
                                                        if (write)
                                                          regfile[dr] <= wrData;</pre>
                                                     end
                                              end
                                          endmodule
```





```
module regfile_test;
                                                 A test bench to verify
reg [4:0] sr1, sr2, dr;
reg[31:0] wrData;
                                             operation of the register file
reg write, reset, clk;
wire [31:0] rdData1, rdData2;
integer k;
regbank_v4 REG (rdData1, rdData2, wrData, sr1, sr2, dr, write, reset, clk);
initial clk = 0;
always #5 clk = !clk;
initial
 begin
    $dumpfile ("regfile.vcd"); $dumpvars (0, regfile_test);
   #1 reset = 1; write = 0;
   #5 reset = 0;
  end
```





```
initial
 begin
   #7
   for (k=0; k<32; k=k+1)
     begin
        dr = k; wrData = 10* k; write = 1;
        #10 write = 0;
      end
   #20
    for (k=0; k<32; k=k+2)
     begin
        sr1 = k; sr2 = k+1;
        #5;
        $display ("reg[%2d] = %d, reg[%2d] = %d", sr1, rdData1, sr2, rdData2);
      end
    #2000 $finish;
 end
endmodule
```







```
reg[ 0] =
                    0, reg[ 1] =
                                          10
                   20, reg[3] =
reg[2] =
                                          30
reg[4] =
                   40, reg[5] =
                                          50
                   60, reg[7] =
reg[6] =
                                          70
reg[ 8] =
                   80, reg[ 9]
                                          90
reg[10] =
                  100, reg[11] =
                                         110
                                         130
reg[12] =
                  120, reg[13] =
reg[14] =
                  140, reg[15] =
                                         150
reg[16] =
                  160, reg[17]
                                         170
reg[18] =
                  180, reg[19]
                                         190
                  200, reg[21] =
reg[20] =
                                         210
reg[22] =
                  220, reg[23] =
                                         230
reg[24] =
                  240, reg[25] =
                                         250
                  260, reg[27] =
reg[26] =
                                         270
reg[28] =
                  280, reg[29] =
                                         290
reg[30] =
                  300, reg[31] =
                                         310
```







NPTEL







## **END OF LECTURE 31**









### Lecture 32: BASIC PIPELINING CONCEPTS

PROF. INDRANIL SENGUPTA
DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

## What is Pipelining?


- A mechanism for overlapped execution of several input sets by partitioning some computation into a set of k sub-computations (or stages).
  - Very nominal increase in the cost of implementation.
  - Very significant speedup (ideally, k).
- Where are pipelining used in a computer system?
  - <u>Instruction execution</u>: Several instructions executed in some sequence.
  - Arithmetic computation: Same operation carried out on several data sets.
  - Memory access: Several memory accesses to consecutive locations are made.






#### A Real-life Example

- Suppose you have built a machine M
  that can wash (W), dry (D), and iron (R)
  clothes, one cloth at a time.
  - Total time required is *T*.
- As an alternative, we split the machine into three smaller machines M<sub>W</sub>, M<sub>D</sub> and M<sub>R</sub>, which can perform the specific task only.
  - Time required by each of the smaller machines is T/3 (say).



For N clothes, time  $T_1 = N.T$ 





For N clothes, time  $T_3 = (2 + N).T/3$ 





### How does the pipeline work?





#### Finishing times:

- Cloth-1 3.T/3
- Cloth-2 4.T/3
- Cloth-3 5.T/3
- ..
- Cloth-N (2 + N).T/3






### **Extending the Concept to Processor Pipeline**

- The same concept can be extended to hardware pipelines.
- Suppose we want to attain k times speedup for some computation.
  - Alternative 1: Replicate the hardware k times  $\rightarrow$  cost also goes up k times.
  - Alternative 2: Split the computation into k stages  $\rightarrow$  very nominal cost increase.
- Need for buffering:
  - In the washing example, we need a tray between machines (W & D, and D & R) to keep the cloth temporarily before it is accepted by the next machine.
  - Similarly in hardware pipeline, we need a *latch* between successive stages to hold the intermediate results temporarily.





### Model of a Synchronous k-stage Pipeline



#### Clock


- The latches are made with master-slave flip-flops, and serve the purpose of isolating inputs from outputs.
- The pipeline stages are typically combinational circuits.
- When *Clock* is applied, all latches transfer data to the next stage simultaneously.





### **Structure of the Pipeline**

- <u>Linear Pipeline</u>: The stages that constitute the pipeline are executed one by one in sequence (say, from left to right).
- Non-linear Pipeline: The stages may not execute in a linear sequence (say, a stage may execute more than once for a given data set).




A possible sequence: A, B, C, B, C, A, C, A





#### **Reservation Table**

- The *Reservation Table* is a data structure that represents the utilization pattern of successive stages in a synchronous pipeline.
  - Basically a space-time diagram of the pipeline that shows precedence relationships among pipeline stages.
    - X-axis shows the time steps
    - Y-axis shows the stages
  - Number of columns give evaluation time.
  - The reservation table for a 4-stage linear pipeline is shown.




	1	2	3	4
$S_1$	X			
S <sub>2</sub>		X		
$S_3$			X	
S <sub>4</sub>				X





- Reservation table for a 3-stage dynamic multi-function pipeline is shown.
  - Contains feedforward and feedback connections.
  - Two functions X and Y.
- Some characteristics:
  - Multiple X's in a row :: repeated use of the same stage in different cycles.
  - Contiguous X's in a row :: extended use of a stage over more than one cycles.
  - Multiple X's in a column :: multiple stages are used in parallel during a clock cycle.







### **Speedup and Efficiency**

#### Some notations:

 $\tau$  :: clock period of the pipeline

t<sub>i</sub>:: time delay of the circuitry in stage S<sub>i</sub>

d<sub>L</sub>:: delay of a latch

Maximum stage delay  $\tau_m = \max\{t_i\}$ 

Thus,  $\tau = \tau_m + d_L$ 

Pipeline frequency  $f = 1/\tau$ 

If one result is expected to come out of the pipeline every clock cycle, f will represent the maximum throughput of the pipeline.






• The total time to process N data sets is given by

$$T_k = [(k-1) + N].τ$$
  $(k-1) τ$  time required to fill the pipeline 1 result every τ time after that  $\rightarrow$  total  $N.τ$ 

- For an equivalent non-pipelined processor (i.e. one stage), the total time is  $T_1 = N.k.\tau$  (ignoring the latch overheads)
- Speedup of the k-stage pipeline over the equivalent non-pipelined processor:

$$S_k = \frac{T_1}{T_k} = \frac{N.k.\tau}{k.\tau + (N-1).\tau} = \frac{N.k}{k + (N-1)}$$







#### • Pipeline efficiency:


– How close is the performance to its ideal value?

$$E_k = S_k = N$$
 $\overline{k} + (N-1)$ 

- Pipeline throughput:
  - Number of operations completed per unit time.

$$H_{k} = \frac{N}{T_{k}} = \frac{N}{[k + (N-1)].\tau}$$





Number of tasks







### Clock Skew / Jitter / Setup time

The minimum clock period of the pipeline must satisfy the inequality:

$$\tau \geq t_{\text{skew+jitter}} + t_{\text{logic+setup}}$$

- Definitions:
  - Skew: Maximum delay difference between the arrival of clock signals at the stage latches.
  - Jitter: Maximum delay difference between the arrival of clock signal at the same latch.
  - Logic delay: Maximum delay of the slowest stage in the pipeline.
  - Setup time: Minimum time a signal needs to be stable at the input of a latch before it can be captured.



### **END OF LECTURE 32**









## Lecture 33: PIPELINE MODELING (PART 1)

PROF. INDRANIL SENGUPTA
DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

### A Simple Example

- We consider the example of a very simple 3-stage pipeline.
  - Four N-bit unsigned integers A, B, C and D as inputs.
  - An N-bit unsigned integer F as output.
  - The following computations are carried out in the stages:

```
a) S1: x1 = A + B; x2 = C - D;
```


b) 
$$S2: x3 = x1 + x2;$$

c) S3: 
$$F = x3 * D$$
;

- Point to note:
  - Input D is used in S1 as well as S3.
  - So the value of D must be forwarded to S2 and then to S3.

























```
module pipe_ex (F, A, B, C, D, clk);
 parameter N = 10;
                                                            Pipeline
  input [N-1:0] A, B, C, D;
                                                           Modeling
  input clk;
  output [N-1:0] F;
  reg [N-1:0] L12_x1, L12_x2, L12_D, L23_x3, L23_D, L34_F;
  assign F = L34_F;
  always @(posedge clk)
    begin
      L12_x1 <= #4 A + B;
      L12_x2 <= #4 C - D;
      L12 D <= D;
                                 // ** STAGE 1 **
```









```
module pipe_ex (F, A, B, C, D, clk);
  parameter N = 10;
                                              Alternate way of coding:
                                                One stage per "always" block.
  input [N-1:0] A, B, C, D;
                                               Code is more readable.
  input clk;
  output [N-1:0] F;
  reg [N-1:0] L12_x1, L12_x2, L12_D, L23_x3, L23_D, L34_F;
  assign F = L34_F;
  always @(posedge clk)
                                           ** STAGE 1 **
    begin
      L12_x1 <= #4 A + B;
      L12_x2 <= #4 C - D;
      L12 D <= D;
    end
```









```
module pipe1_test;

parameter N = 10;
wire [N-1:0] F;
reg [N-1:0] A, B, C, D;
reg clk;

pipe_ex MYPIPE (F, A, B, C, D, clk);
initial clk = 0;
always #10 clk = ~clk;
```

#### Pipeline Test Bench





```
initial
   begin
     \#5 A = 10; B = 12; C = 6; D = 3; // F = 75 (4Bh)
     #20 A = 10; B = 10; C = 5; D = 3; // F = 66 (42h)
     #20 A = 20; B = 11; C = 1; D = 4; // F = 112 (70h)
     #20 A = 15; B = 10; C = 8; D = 2; // F = 62
                                                    (3Eh)
     #20 A = 8; B = 15; C = 5; D = 0; // F = 0
                                                   (00h)
     #20 A = 10; B = 20; C = 5; D = 3; // F = 66
                                                   (42h)
     #20 A = 10; B = 10; C = 30; D = 1; // F = 49
                                                  (31h)
     #20 A = 30; B = 1; C = 2; D = 4; // F = 116 (74h)
   end
 initial
   begin
     $dumpfile ("pipe1.vcd");
     $dumpvars (0, pipe1 test);
     $monitor ("Time: %d, F = %d", $time, F);
     #300 $finish;
   end
endmodule
```






```
0, F =
Time:
                   x
        56, F =
Time:
                  75
Time:
       76, F =
                  66
     96, F =
Time:
                 112
                  62
Time:
       116, F = 
Time: 136, F =
                   0
      156, F =
Time:
                  96
                  49
Time: 179, F =
       196, F =
Time:
                 116
```











#### **A Warning**

- In this example, we have used a single phase clock to load all the inter-stage registers in the pipeline.
- In a real pipeline, this may lead to race condition.
- Possible solution:
  - Use master-phase flip-flops in the registers.
  - Use a two-phase clock to clock the alternate stages.
- We shall illustrate the two-phase clocking approach in te next example.





## **END OF LECTURE 33**









## Lecture 34: PIPELINE MODELING (PART 2)

PROF. INDRANIL SENGUPTA
DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

### **A More Complex Example**

- Consider a pipeline that carries out the following stage-wise operations:
  - Inputs: Three register addresses (rs1, rs2 and rd), an ALU function (func), and a memory address (addr).
  - Stage 1: Read two 16-bit numbers from the registers specified by "rs1" and "rs2", and store them in A and B.
  - Stage 2: Perform an ALU operation on A and B specified by "func", and store it in Z.
  - Stage 3: Write the value of Z in the register specified by "rd".
  - Stage 4: Also write the value of Z in memory location "addr".





#### The Assumptions

- There is a register bank containing 16 16-bit registers.
  - 4-bits are required to specify a register address.
  - 2 register reads and 1 register write can be performed every clock cycle.
  - Register addresses are "rs1", "rs2", and "rd".
- Assume that the memory is organized as 256 x 16.
  - 8-bits are required to specify memory address.
  - Every memory location contains 16 bits of data, which can be read in a single clock cycle.
  - Memory address specified as "addr".





• The ALU function is selected by a 4-bit field "func", as follows:


0000: ADD 0001: SUB 0010: MUL

0011: SELA 0100: SELB 0101: AND

1001: NEGB 1010: SRA 1011: SLA












#### **Clocking Issue in Pipeline**

- It is important that the consecutive stages be applied suitable clocks for correct operation.
- Two options:
  - a) Use master/slave flip-flops in the latches to avoid race condition.
  - b) Use non-overlapping two-phase clock for the consecutive pipeline stages.











```
always @(posedge clk1)
  begin
  L12_A <= #2 regbank[rs1];
  L12_B <= #2 regbank[rs2];
  L12_rd <= #2 rd;
  L12_func <= #2 func;
  L12_addr <= #2 addr;  // ** STAGE 1 **
  end</pre>
```





```
always @(negedge clk2)
 begin
   case (func)
     0: L23_Z <= #2 L12_A + L12_B;
     1: L23_Z <= #2 L12_A - L12_B;
     2: L23 Z <= #2 L12 A * L12 B;
     3: L23_Z <= #2 L12_A;
     4: L23 Z <= #2 L12 B;
     5: L23 Z <= #2 L12 A & L12 B;
     6: L23_Z <= #2 L12_A | L12_B;
     7: L23 Z <= #2 L12 A ^ L12 B;
     8: L23_Z <= #2 - L12_A;
     9: L23 Z \leq #2 - L12_B;
     10: L23 Z \leq #2 L12 A >> 1;
     11: L23_Z <= #2 L12_A << 1;
     default: L23 Z <= #2 16'hxxxx;</pre>
   endcase
   L23 rd <= #2 L12 rd;
   L23 addr <= #2 L12 addr;
                                      // ** STAGE 2 **
 end
```







```
module pipe2_test;
 wire [15:0] Z;
 reg [3:0] rs1, rs2, rd, func;
                                                              Pipeline Test
 reg [7:0] addr;
 reg clk1, clk2;
                                                                  Bench
  integer k;
 pipe_ex2 MYPIPE (Z, rs1, rs2, rd, func, addr, clk1, clk2);
  initial
   begin
     clk1 = 0; clk2 = 0;
                                  // Generating two-phase clock
     repeat (20)
       begin
         #5 clk1 = 1; #5 clk1 = 0;
         #5 clk2 = 1; #5 clk2 = 0;
       end
    end
  initial
    for (k=0; k<16; k=k+1)
     MYPIPE.regbank[k] = k;  // Initialize registers
```

```
initial
  begin
    #5 rs1 = 3; rs2 = 5; rd = 10; func = 0; addr = 125; // ADD
    #20 rs1 = 3; rs2 = 8; rd = 12; func = 2; addr = 126; // MUL
    #20 rs1 = 10; rs2 = 5; rd = 14; func = 1; addr = 128; // SUB
    #20 rs1 = 7; rs2 = 3; rd = 13; func = 11; addr = 127; // SLA
    #20 rs1 = 10; rs2 = 5; rd = 15; func = 1; addr = 129; // SUB
    #20 rs1 = 12; rs2 = 13; rd = 16; func = 0; addr = 130; // ADD
    #60 for (k=125; k<131; k=k+1)
      $display ("Mem[%3d] = %3d", k, MYPIPE.mem[k]);
  end
initial
  begin
    $dumpfile ("pipe2.vcd");
    $dumpvars (0, pipe2_test);
    $monitor ("Time: %3d, F = %3d", $time, Z);
    #300 $finish;
  end
```

endmodule

CERTIFICATION COOKSE


מיווים מיווכם מיווים שטווים דיווים

# Simulation Results

```
0, F =
Time:
Time:
      27, F =
Time:
      47, F =
               24
Time: 67, F =
Time: 87, F = 14
Time: 107, F =
Time: 127, F =
               38
Mem[125] =
            8
           24
Mem[126] =
Mem[127] =
           14
Mem[128] = 3
Mem[129] = 3
Mem[130] =
          38
```











### **END OF LECTURE 34**









### Lecture 35: SWITCH LEVEL MODELING (PART 1)

PROF. INDRANIL SENGUPTA
DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

#### Introduction

- A switch level circuit comprises of a netlist of MOS transistors.
- It is not very common for a designer to design modules using transistors.
  - May be required in very specific cases, for designing leaf-level modules in a hierarchical design.
- Verilog provides the ability to model digital circuits at the MOS transistor level.
  - Transistors function as switches; they either conduct (ON) or are open (OFF).
- The four logic levels 0, 1, X, Z and the associated signal drive strengths help in the modeling.
- Two types of switches supported: *ideal* or *resistive*.





### **Various Switch Primitives in Verilog**

- Ideal MOS switches
  - nmos, pmos, cmos
- Resistive MOS switches
  - rnmos, rpmos, rcmos
- Ideal Bidirectional switches
  - tran, tranif0, tranif1
- Resistive Bidirectional switches
  - rtran, rtranif0, rtranif1

- Power and Ground nets
  - supply1, supply0
- Pullup and Pulldown
  - pullup, pulldown






### (a) NMOS and PMOS Switches

- Declared with keywords "nmos" and "pmos".
- Format for instantiation:

nmos (or pmos) [instance\_name] (output, input, control);

Here, "instance\_name" is optional.

Also called pass transistors.








### (b) CMOS Switch (Transmission Gate)

- Declared with keywords "cmos".
- Format for instantiation:

cmos [instance\_name] (output, input, ncontrol, pcontrol);


Here also, "instance\_name" is optional.








### **Example 1: CMOS Inverter**



```
module cmosnot (x, f);
input x;
output f;
supply1 vdd;
supply0 gnd;
pmos p1 (f, vdd, x);
nmos n1 (f, gnd, x);
endmodule
```







### **Example 2: CMOS NAND Gate**

```
module cmosnand (x, y, f);
  input x, y;
  output f;
  supply1 vdd;
  supply0 gnd;
  wire a;
  pmos p1 (f, vdd, x);
  pmos p2 (f, vdd, y);
  nmos n1 (f, a, x);
  nmos n2 (a, gnd, y);
endmodule
```






```
module cmosnand test;
                                               In1: 0, In2: 0, Out: 1
  reg in1, in2;
                                               In1: 0, In2: 1, Out: 1
 wire out;
                                               In1: 1, In2: 0, Out: 1
  integer k;
                                               In1: 1, In2: 1, Out: 0
  cmosnand MYNAND2 (in1, in2, out);
  initial
    begin
      for (k=0; k<4; k=k+1)
        begin
          #5 {in1,in2} = k;
          $display ("In1: %b, In2: %b, Out: %b", in1, in2,
out);
        end
    end
```

endmodule





### **Example 3: Pseudo-NMOS NOR Gate**



```
module pseudonor (x, y, f);
  input x, y;
  output f;
  supply0 gnd;
  nmos nx (f, gnd, x);
  nmos ny (f, gnd, y);
  pullup (f);
endmodule
```






```
module pseudonor test;
                                               In1: 0, In2: 0, Out: 1
  reg in1, in2;
                                               In1: 0, In2: 1, Out: 0
 wire out;
                                               In1: 1, In2: 0, Out: 0
  integer k;
                                               In1: 1, In2: 1, Out: 0
  pseudonor MYNOR2 (in1, in2, out);
  initial
    begin
      for (k=0; k<4; k=k+1)
        begin
          #5 {in1,in2} = k;
          $display ("In1: %b, In2: %b, Out: %b", in1, in2,
out);
        end
    end
```

endmodule





### **Example 4: CMOS 2x1 Multiplexer**



```
module mux_2to1 (out, s, i0, i1);
  input s, i0, i1;
  output out;
  wire sbar;
  not (sbar, s);
  cmos cmos_a (out, i0, sbar, s);
  cmos cmos_b (out, i1, s, sbar);
endmodule
```





```
module cmosmux test;
  reg sel, in0, in1;
                                       Sel: 0, In0: 0, In1: 0, Out: 0
 wire out;
                                       Sel: 0, In0: 0, In1: 1, Out: 0
  integer k;
                                       Sel: 0, In0: 1, In1: 0, Out: 1
                                       Sel: 0, In0: 1, In1: 1, Out: 1
  cmosmux MUX21 (out, sel, in0, in1);
                                       Sel: 1, In0: 0, In1: 0, Out: 0
  initial
                                       Sel: 1, In0: 0, In1: 1, Out: 1
    begin
                                       Sel: 1, In0: 1, In1: 0, Out: 0
      for (k=0; k<8; k=k+1)
                                       Sel: 1, In0: 1, In1: 1, Out: 1
        begin
          #5 {sel,in0,in1} = k;
          $display ("Sel: %b, In0: %b, In1: %b, Out: %b",
                                             sel, in1, in1,
out);
        end
    end
```


endmodule





### (c) Bidirectional Switches

- "nmos", "pmos", and "cmos" gates conduct in one direction (drain to source).
- When it is required for devices to conduct in both direction, we use bidirectional switches.
- Three types of bidirectional switches: "tran", "tranif0", and "tranif1".



#### Syntax:

```
tran [instance_name] (inout1, inout2);
tranif0 [instance_name] (inout1, inout2, cnt1);
tranif1 [instance_name] (inout1, inout2, cnt1);
```





## **END OF LECTURE 35**










### Lecture 36: SWITCH LEVEL MODELING (PART 2)

PROF. INDRANIL SENGUPTA
DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

#### **Example 5: CMOS 4x1 Multiplexer using "tran" Switches**







### Test Bench

```
module mux41 test;
  reg s0, s1, i0, i1, i2, i3;
  wire out;
  integer k;
  mux_4to1 MYMUX41 (out, s0, s1, i0, i1, i2, i3);
  initial
    begin
      for (k=0; k<64; k=k+1)
        begin
          #5 {s0,s1,i0,i1,i2,i3} = k;
          $display ("Sel: %2b, In: %4b, Out: %b",
                                {s0,s1}, {i0,i1,i2,i3}, out);
        end
    end
endmodule
```





## Simulation Results

```
Sel: 00, In: 0000, Out: x
Sel: 00, In: 0001, Out: 0
Sel: 00, In: 0010, Out: 0
Sel: 00, In: 0011, Out: 0
Sel: 00, In: 0100, Out: 0
Sel: 00, In: 0101, Out: 0
Sel: 00, In: 0110, Out: 0
Sel: 00, In: 0111, Out: 0
Sel: 00, In: 1000, Out: 0
Sel: 00, In: 1001, Out: 1
Sel: 00, In: 1010, Out: 1
Sel: 00, In: 1011, Out: 1
Sel: 00, In: 1100, Out: 1
Sel: 00, In: 1101, Out: 1
Sel: 00, In: 1110, Out: 1
Sel: 00, In: 1111, Out: 1
```

```
Sel: 01, In: 0000, Out: 1
Sel: 01, In: 0001, Out: 0
Sel: 01, In: 0010, Out: 0
Sel: 01, In: 0011, Out: 1
Sel: 01, In: 0100, Out: 1
Sel: 01, In: 0101, Out: 0
Sel: 01, In: 0110, Out: 0
Sel: 01, In: 0111, Out: 1
Sel: 01, In: 1000, Out: 1
Sel: 01, In: 1001, Out: 0
Sel: 01, In: 1010, Out: 0
Sel: 01, In: 1011, Out: 1
Sel: 01, In: 1100, Out: 1
Sel: 01, In: 1101, Out: 0
Sel: 01, In: 1110, Out: 0
Sel: 01, In: 1111, Out: 1
```





## Simulation Results

```
Sel: 10, In: 0000, Out: 1
Sel: 10, In: 0001, Out: 0
Sel: 10, In: 0010, Out: 0
Sel: 10, In: 0011, Out: 0
Sel: 10, In: 0100, Out: 0
Sel: 10, In: 0101, Out: 1
Sel: 10, In: 0110, Out: 1
Sel: 10, In: 0111, Out: 1
Sel: 10, In: 1000, Out:
Sel: 10, In: 1001, Out: 0
Sel: 10, In: 1010, Out: 0
Sel: 10, In: 1011, Out: 0
Sel: 10, In: 1100, Out: 0
Sel: 10, In: 1101, Out: 1
Sel: 10, In: 1110, Out: 1
Sel: 10, In: 1111, Out: 1
```

```
Sel: 11, In: 0000, Out: 1
Sel: 11, In: 0001, Out: 0
Sel: 11, In: 0010, Out: 1
Sel: 11, In: 0011, Out: 0
Sel: 11, In: 0100, Out: 1
Sel: 11, In: 0101, Out: 0
Sel: 11, In: 0110, Out: 1
Sel: 11, In: 0111, Out: 0
Sel: 11, In: 1000, Out: 1
Sel: 11, In: 1001, Out: 0
Sel: 11, In: 1010, Out: 1
Sel: 11, In: 1011, Out: 0
Sel: 11, In: 1100, Out: 1
Sel: 11, In: 1101, Out: 0
Sel: 11, In: 1110, Out: 1
Sel: 11, In: 1111, Out: 0
```





### **Example 6: Full Adder using Transistor Level Modeling**

```
module fulladder (sum, cout, a, b, cin);
input a, b, cin;
output sum, cout;
fa_sum SUM (sum, a, b, cin);
fa_carry CARRY (cout, a, b, cin);
endmodule
```

```
module fa_carry (cout, a, b, cin);
  input a, b, cin;
  output cout;
  wire t1, t2, t3, t4, t5;
  cmosnand N1 (t1, a, b);
  cmosnand N2 (t2, a, cin);
  cmosnand N3 (t3, b, cin);
  cmosnand N4 (t4, t1, t2);
  cmosnand N5 (t5, t4, t4);
  cmosnand N6 (cout, t5, t3);
endmodule
```





```
module myxor2 (out, a, b);
input a, b;
output out;
wire t1, t2, t3, t4;

cmosnand N1 (t1, a, a);
cmosnand N2 (t2, b, b);
cmosnand N3 (t3, a, t2);
cmosnand N4 (t4, b, t1);
cmosnand N5 (out, t3, t4);
endmodule
```

```
module fa_sum (sum, a, b, cin);
  input a, b, cin;
  output sum;
  wire t1, t2;

myxor2 X1 (t1, a, b);
  myxor2 X2 (sum, t1, cin);
endmodule
```





```
module cmosnand (f, x, y);
  input x, y;
  output f;
  supply1 vdd;
  supply0 gnd;
  pmos p1 (f, vdd, x);
  pmos p2 (f, vdd, y);
  nmos n1 (f, a, x);
  nmos n2 (a, gnd, y);
  endmodule
```





### Test Bench

```
module fulladder_test;
  reg a, b, cin;
  wire sum, cout;
  integer k;
  fulladder FA (sum, cout, a, b, cin);
  initial
    begin
      for (k=0; k<8; k=k+1)
        begin
          #5 {a, b, cin} = k;
          $display ("Inputs: %3b Sum: %b, Carry: %b",
                                         {a,b,cin}, sum, cout);
        end
    end
endmodule
```





# Simulation Results

```
Inputs: 000 Sum: 0, Carry: 0
Inputs: 001 Sum: 1, Carry: 0
Inputs: 010 Sum: 1, Carry: 0
Inputs: 011 Sum: 0, Carry: 1
Inputs: 100 Sum: 1, Carry: 0
Inputs: 101 Sum: 0, Carry: 1
Inputs: 110 Sum: 0, Carry: 1
Inputs: 110 Sum: 0, Carry: 1
Inputs: 111 Sum: 1, Carry: 1
```





### **Data Values and Signal Strengths**

- Verilog supports 4 value levels and 8 strength levels to model the functionality of real hardware.
  - Strength levels are typically used to resolve conflicts between signal drivers of different strengths in real circuits.

Value Level	Represents
0	Logic 0 state
1	Logic 1 state
x	Unknown logic state
Z	High impedance state

#### Initialization:

- All unconnected nets are set to "z".
- All register variables set to "x".





Strength	Туре
supply	Driving
strong	Driving
pull	Driving
large	Storage
weak	Driving
medium	Storage
small	Storage
highz	High impedance

Strength increases

- If two signals of unequal strengths get driven on a wire, the stronger signal will prevail.
- These are particularly useful for MOS level circuits, e.g. dynamic MOS.
- When a signal passes through a resistive switch, for example, its strength reduces.
- There is a convention followed for signal strength computation in MOS level circuits.
  - Details not discussed here.



#### **Point to Note**

- Most of the synthesis tools do not support switch level modeling.
  - Because it uses technology mapping from a given library.
  - Common gates and simple functional blocks are present in the library.
  - Thus it is not required to specify circuits at the transistor level.





## **END OF LECTURE 36**



