EC-204

<LAB- 2>

NITK SURATHKAL



INBASEKARAN.P 201EC226

Prof: Sumam S

1. Half adder (a) using gates (b) using dataflow model (using assign statement).


Solution:

a) Verilog code using gates

```
question1 > ** halfAdder.v


1    module halfAdder(input ai,bi, output sum,cout);
2    // Structural model for half adder using gates
3    xor(sum, ai, bi);
4    and(cout, ai, bi);
5    endmodule
```

Simulation waveform using gates



b) Verilog code using dataflow model

Simulation waveform using dataflow model



2. Full adder (a) using dataflow model (using assign statement) (b) using two half adders and an OR gate.


Solution:

Verilog code using dataflow model

```
question2 > $\infty$ fullAdder_dataFlowModel.v

1    module fullAdder(input a,b,cin, output sum,cout);
2    // Data flow model of full adder
3    assign sum = a^b^cin;
4    assign cout = (a&b)|(a&cin)|(b&cin);
5    endmodule
```

Simulation waveform using dataflow model




Verilog code

```
question2 > ** halfAdder.v

1    module halfAdder(input ai,bi, output sum,cout);
2    // Structural model for half adder using gates
3    xor(sum, ai, bi);
4    and(cout, ai, bi);
5    endmodule
```

```
question2 > ifullAdder_2Half.v

1    module fullAdder2(input a,b,cin, output sum,cout);
2    // Full adder using two half adders
3    include "halfAdder.v"
4    wire sum1, cout1, cout2;
5    halfAdder
6    h1(a, b, sum1, cout1),
7    h2(cin, sum1, sum, cout2);
8    assign cout = cout1|cout2;
9    endmodule
```




3. Two to one multiplexer using behavioral model (using if statement).

Solution:

Verilog code

```
question3 > 🗱 multiplexerBehav.v
       module multiplexer(x1,x2,s,f);
         input x1,x2,s;
         output f;
         reg f;
         always @(x1,x2,s)
         begin
           if (s==0)
             begin
              f = x1;
 10
              end
 11
 12
           else
 13
             begin
              f = x2;
 15
              end
 16
         end
       endmodule
```



4. 4-bit ripple carry adder using full adder modules.

Solution:

Verilog code

```
question4 > $\infty$ fullAdder.v

1    module fullAdder(input a,b,cin, output sum,cout);
2    // Data flow model of full adder
3    assign sum = a^b^cin;
4    assign cout = (a&b)|(a&cin)|(b&cin);
5    endmodule
```

```
question4 > wadder4.v

1  module adder4 (input [3:0] A, input [3:0] B, input Ci, output [3:0] S, output Co);

2  wire C [3:1];

3  `include "fullAdder.v"

4  fullAdder


5  ufa1(.a(A[0]), .b(B[0]), .cin(Ci), .sum(S[0]), .cout(C[1])),

6  ufa2(A[1], B[1], C[1], S[1], C[2]),

7  ufa3(A[2], B[2], C[2], S[2], C[3]),

8  ufa4(A[3], B[3], C[3], S[3], Co);

9  endmodule
```



5. A four variable logic function that is equal to 1 if any three or all four of its variables are equal to 1 is called a majority function. Write a Verilog code that implements this majority function. Use the Boolean equation derived in Lab1 in assign statement.

Solution:

Verilog code

```
question5 > W majorityFucntion.v
       module moduleName (a, b, c, d, y);
         input a,b,c,d;
         output y;
         wire aPb;
         or(aPb, a, b);
         wire aPc;
         or(aPc, a, c);
         wire aPd;
         or(aPd, a, d);
         wire bPc;
 11
         or(bPc, b, c);
 12
         wire bPd;
 13
         or(bPd, b, d);
 14
         wire cPd;
 15
         or(cPd, c, d);
         and(y, aPb, aPc, aPd, bPc, bPd, cPd);
 17
       endmodule
 18
```

