

EC-204

<LAB- 2>

NITK SURATHKAL



INBASEKARAN.P

201EC226

Prof: Sumam S


1. Half adder (a) using gates (b) using dataflow model (using assign statement).

Solution:

a) Verilog code using gates

```
question1 > V halfAdder.v
1  module halfAdder(input ai,bi, output sum,cout);
2      // Structural model for half adder using gates
3      xor(sum, ai, bi);
4      and(cout, ai, bi);
5  endmodule
```


Simulation waveform using gates



b) Verilog code using dataflow model

```
question1 > V halfAdderDataFlow.v
1  module fullAdder(input a,b, output sum,cout);
2      // Data flow model of half adder
3      assign sum = a^b;
4      assign cout = (a&b);
5  endmodule
```

Simulation waveform using dataflow model




2. Full adder (a) using dataflow model (using assign statement) (b) using two half adders and an OR gate.

Solution:

Verilog code using dataflow model

```
question2 > V fullAdder_dataFlowModel.v
1  module fullAdder(input a,b,cin, output sum,cout);
2      // Data flow model of full adder
3      assign sum = a^b^cin;
4      assign cout = (a&b)|(a&cin)|(b&cin);
5  endmodule
```

Simulation waveform using dataflow model




Verilog code

question2 >  halfAdder.v

```

1  module halfAdder(input ai,bi, output sum,cout);
2      // Structural model for half adder using gates
3      xor(sum, ai, bi);
4      and(cout, ai, bi);
5  endmodule

```


question2 >  fullAdder_2Half.v

```

1  module fullAdder2(input a,b,cin, output sum,cout);
2      // Full adder using two half adders
3      `include "halfAdder.v"
4      wire sum1, cout1, cout2;
5      halfAdder
6      |   h1(a, b, sum1, cout1),
7      |   h2(cin, sum1, sum, cout2);
8      assign cout = cout1|cout2;
9  endmodule

```

Simulation waveform




3. Two to one multiplexer using behavioral model (using if statement).

Solution:

Verilog code

```
question3 > V multiplexerBehav.v
1  module multiplexer(x1,x2,s,f);
2      // Behavioural model of multiplexer
3      input x1,x2,s;
4      output f;
5      reg f;
6      always @(x1,x2,s)
7      begin
8          if (s==0)
9              begin
10                 f = x1;
11             end
12         else
13             begin
14                 f = x2;
15             end
16     end
17 endmodule
```

Simulation waveform



4. 4-bit ripple carry adder using full adder modules.


Solution:

Verilog code

```
question4 > fullAdder.v
1  module fullAdder(input a,b,cin, output sum,cout);
2      // Data flow model of full adder
3      assign sum = a^b^cin;
4      assign cout = (a&b)|(a&cin)|(b&cin);
5  endmodule
```

```
question4 > adder4.v
1  module adder4 (input [3:0] A, input [3:0] B, input Ci, output [3:0] S, output Co);
2      wire C [3:1];
3      `include "fullAdder.v"
4      fullAdder
5          ufa1(.a(A[0]), .b(B[0]), .cin(Ci), .sum(S[0]), .cout(C[1])),
6          ufa2(A[1], B[1], C[1], S[1], C[2]),
7          ufa3(A[2], B[2], C[2], S[2], C[3]),
8          ufa4(A[3], B[3], C[3], S[3], Co);
9  endmodule
```

Simulation waveform



5. A four variable logic function that is equal to 1 if any three or all four of its variables are equal to 1 is called a majority function. Write a Verilog code that implements this majority function. Use the Boolean equation derived in Lab1 in assign statement.

Solution:

Verilog code

```
question5 > V majorityFucntion.v
1  module moduleName (a, b, c, d, y);
2      // Verilog code that implements this majority function
3      input a,b,c,d;
4      output y;
5      wire aPb;
6      or(aPb, a, b);
7      wire aPc;
8      or(aPc, a, c);
9      wire aPd;
10     or(aPd, a, d);
11     wire bPc;
12     or(bPc, b, c);
13     wire bPd;
14     or(bPd, b, d);
15     wire cPd;
16     or(cPd, c, d);
17     and(y, aPb, aPc, aPd, bPc, bPd, cPd);
18 endmodule
```


Simulation waveform

