



Lecture 21: VERILOG TEST BENCH

PROF. INDRANIL SENGUPTA
DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

Verilog Test Bench

- What is test bench?
 - A Verilog procedural block that executes only once.
 - Used for simulation.
 - Test bench generates clock, reset, and the required test vectors for a given design-under-test (DUT).
 - The test bench can monitor the DUT outputs and present them in a way as specified by the creator.
 - Print the values of the signal lines.
 - Dump the values in a file from where waveforms can be viewed.





Hardware Modeling Using Verilog

Basic requirements:


- The inputs of the DUT need to be connected to the test bench.
- The outputs of the DUT needs also to be connected to the test bench.

• Points to note:

- Test benches use the "initial" procedural block that executes only once.
- Can also use "always" for generating some test inputs, like a clock signal.







A Simple Example

```
module example (A,B,C,D,E,F,Y);
  input A,B,C,D,E,F;
  output Y;
  wire t1, t2, t3, Y;
  nand #1 G1 (t1,A,B);
  and #2 G2 (t2,C,~B,D);
  nor #1 G3 (t3,E,F);
  nand #1 G4 (Y,t1,t2,t3);
endmodule
```

```
module
        testbench;
  reg A,B,C,D,E,F; wire Y;
  example DUT(A,B,C,D,E,F,Y);
  initial
   begin
      $monitor ($time," A=%b, B=%b, C=%b,
       D=%b, E=%b, F=%b, Y=%b",
        A,B,C,D,E,F,Y);
      #5 A=1; B=0; C=0; D=1; E=0; F=0;
      #5 A=0; B=0; C=1; D=1; E=0; F=0;
      #5 A=1; C=0;
      #5 F=1;
      #5 $finish;
    end
endmodule
```





Hardware Modeling Using Verilog

How to write test benches?

- · Create a dummy template
 - Declare inputs to the design-under-test (DUT) as "reg", and the outputs as "wire".
 - Because we have to initialize the DUT inputs inside procedural block(s), typically "initial", where only "reg" type variables can be assigned.
 - Instantiate the DUT.
- Initialization and Monitoring
 - Assign some known values to the DUT inputs.
 - Monitor the DUT outputs for functional verification.





- For synchronous sequential circuits:
 - We need some clock generation logic.
 - Various ways to specify clock signal.
- Test bench can include various simulator directives:
 - \$\(\)\$display, \$\(\)\$monitor, \$\(\)\$dumpfile, \$\(\)\$dumpvars, \$\(\)\$finish, etc.
- Important point:
 - We do not need test bench when we are synthesizing a design.
 - Required only during simulation.





The Simulator Directives

- \$display ("<format>", expr1, expr2, ...);
 - Used to print the immediate values of text or variables to stdout.
 - Syntax is very similar to "printf" in C.
 - Additional format specifiers are supported, like "b" (binary), "h" (hexadecimal), etc.
- \$monitor ("<format>", var1, var2, ...);
 - Similar in syntax to \$display, but does not print immediately.
 - It will print the value(s) whenever the value of some variable(s) in the given list changes.
 - Has the functionality of event-driven print.





\$finish;

Terminates the simulation process.

\$dumpfile (<filename>);

- Specifies the file that will be used for storing the values of the selected variables so that they can be graphically visualized later.
- The file typically has an extension .vcd (Value Change Dump), and contains information about any value changes on the selected variables.

\$dumpoff;

This directive stops the dumping of variables. All variables are dumped with "x" values and the next change of variables will not be dumped.

• \$dumpon;

This directive starts previously stopped dumping of variables.





Hardware Modeling Using Verilog

\$dumpvars (level, list_of_variables_or_modules);

- Specifies which variables should be dumped to the .vcd file.
- Both the parameters are optional; if both are omitted, all variables are dumped.
- If *level=0*, then all variables within the modules from the list will be dumped. If any
 module from the list contains module instances, then all variables from these
 modules will also be dumped.
- If *level=1*, then only listed variables and variables of listed modules will be dumped.

\$dumpall;

 The current values of all variables will be written to the file, irrespective of whether there has been any change in their values or not.

\$dumplimit (filesize);

Used to set the maximum size of the .vcd file.





Hardware Modeling Using Verilog

A Complete Example :: 2-bit equality checker





Hardware Modeling Using Verilog

```
`timescale 1ns / 100ps
module testbench;
  reg [1:0] x, y; wire z;
  comparator C2 (.x(x), .y(y), .z(z));
  initial
  begin
     $\frac{1}{2}$dumpfile ("comp.vcd");
     $\frac{1}{2}$dumpvars (0, testbench);
     x = 2'b01; y = 2'b00;
     #10 x = 2'b10; y = 2'b10;
     #10 x = 2'b01; y = 2'b11;
  end
  initial
     begin
     $\frac{1}{2}$monitor ("t=\frac{1}{2}$d x=\frac{1}{2}$2 y=\frac{1}{2}$d", \(\frac{1}{2}$\time, x, y, z);
     end
  endmodule
```





Hardware Modeling Using Verilog

END OF LECTURE 21





Hardware Modeling Using Verilog

13





Lecture 22: WRITING VERILOG TEST BENCHES

PROF. INDRANIL SENGUPTA
DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

Writing Test Benches

- We shall be illustrating the process of writing test benches through a number of examples.
- We shall be looking at how to:
 - Write test benches for combinational designs.
 - Write test benches for sequential designs.
 - Generate clock and synchronize the applied inputs.
 - Automatically verifying the outputs generated by the design under test.
 - Generating random test vectors.





Hardware Modeling Using Verilog

Example 1: Full Adder

```
module full_adder (s, co, a, b, c);
  input a, b, c;
  output s, co;
  assign s = a ^ b ^ c;
  assign co = (a & b) | (b & c) | (c & a);
endmodule
```





Hardware Modeling Using Verilog

```
module testbench;
  reg a, b, c; wire sum, cout;
  full adder FA (sum, cout, a, b, c);
  initial
    begin
      $monitor ($time," a=%b, b=%b, c=%b, sum=%b, cout=%b",
                 a, b, c, sum, cout);
      #5 a=0; b=0; c=1;
      #5 b=1:
                                          0 = x, b=x, c=x, sum=x, cout=x
      #5 a=1;
                                          5 a=0, b=0, c=1, sum=1, cout=0
      #5 a=0; b=0; c=0;
                                         10 a=0, b=1, c=1, sum=0, cout=1
      #5 $finish;
                                         15 a=1, b=1, c=1, sum=1, cout=1
    end
                                         20 a=0, b=0, c=0, sum=0, cout=0
endmodule
```

```
IIT KHARAGPUR
```



T= 5, a=0, b=0, c=1, sum=1, cout=0 module testbench; T=10, a=0, b=1, c=1, sum=0, cout=1 reg a, b, c; wire sum, cout; full adder FA (sum, cout, a, b, c); T=15, a=1, b=1, c=1, sum=1, cout=1 T=20, a=0, b=0, c=0, sum=0, cout=0 initial begin a=0; b=0; c=1; #5; \$display ("T=%2d, a=%b, b=%b, c=%b, sum=%b, cout=%b",\$time,a,b,c,sum,cout); \$display ("T=%2d, a=%b, b=%b, c=%b, sum=%b, cout=%b",\$time,a,b,c,sum,cout); a=1; #5; \$display ("T=%2d, a=%b, b=%b, c=%b, sum=%b, cout=%b",\$time,a,b,c,sum,cout); a=0; b=0; c=0; #5; \$display ("T=%2d, a=%b, b=%b, c=%b, sum=%b, cout=%b",\$time,a,b,c,sum,cout); #5 \$finish; end endmodule






Hardware Modeling Using Verilog

```
T= 5, a=0, b=0, c=0, sum=0, cout=0
module testbench;
                                          T=10, a=0, b=0, c=1, sum=1, cout=0
 reg a, b, c; wire sum, cout;
                                          T=15, a=0, b=1, c=0, sum=1, cout=0
  integer i;
                                          T=20, a=0, b=1, c=1, sum=0, cout=1
  full adder FA (sum, cout, a, b, c);
                                          T=25, a=1, b=0, c=0, sum=1, cout=0
                                          T=30, a=1, b=0, c=1, sum=0, cout=1
 initial
   begin
                                          T=35, a=1, b=1, c=0, sum=0, cout=1
     for (i=0; i<8; i=i+1)
                                          T=40, a=1, b=1, c=1, sum=1, cout=1
      begin
        {a,b,c} = i; #5;
        $display ("T=%2d, a=%b, b=%b, c=%b, sum=%b, cout=%b",
                     $time, a, b, c, sum, cout);
      end
     #5 $finish;
   end
endmodule
                       NPTEL ONLINE
CERTIFICATION COURSES
```


IIT KHARAGPUR

```
module testbench;
                                          T= 5, a=0, b=0, c=0, sum=0, cout=0
 reg a, b, c; wire sum, cout;
                                          T=10, a=0, b=0, c=1, sum=1, cout=0
  integer i;
  full adder FA (sum, cout, a, b, c);
                                          T=15, a=0, b=1, c=0, sum=1, cout=0
                                          T=20, a=0, b=1, c=1, sum=0, cout=1
  initial
                                          T=25, a=1, b=0, c=0, sum=1, cout=0
   begin
                                          T=30, a=1, b=0, c=1, sum=0, cout=1
     $dumpfile ("fulladder.vcd");
                                          T=35, a=1, b=1, c=0, sum=0, cout=1
     $dumpvars (0, testbench);
                                          T=40, a=1, b=1, c=1, sum=1, cout=1
     for (i=0; i<8; i=i+1)
      begin
         {a,b,c} = i; #5;
        $display ("T=%2d, a=%b, b=%b, c=%b, sum=%b, cout=%b",
                     $time, a, b, c, sum, cout);
      end
     #5 $finish;
   end
endmodule
                       NPTEL ONLINE
    IIT KHARAGPUR
                                          Hardware Modeling Using Verilog
                       CERTIFICATION COURSES
```



module shiftreg_4bit (clock, clear, A, E); **Example 2:** input clock, clear, A; output reg E; 4-bit shift reg B, C, D; always @ (posedge clock or negedge clear) register begin if (!clear) begin B<=0; C<=0; D<=0; E<=0; end else begin $E \le D;$ D <= C; $C \le B;$ $B \leq A;$ end end endmodule NPTEL ONLINE CERTIFICATION COURSES IIT KHARAGPUR Hardware Modeling Using Verilog

```
module shift_test;
       reg clk, clr, in;
                             wire out; integer i;
       shiftreg_4bit SR (clk, clr, in, out);
       initial
         begin clk = 1'b0; #2 clr = 0; #5 clr = 1; end
       always #5 clk = ~clk;
       initial begin #2;
           repeat (2)
             begin #10 in=0; #10 in=0; #10 in=1; #10 in=1; end
       initial
         begin
           $dumpfile ("shifter.vcd");
           $dumpvars (0, shift_test);
           #200 $finish;
         end
     endmodule
                    NPTEL ONLINE CERTIFICATION COURSES
IIT KHARAGPUR
                                         Hardware Modeling Using Verilog
```



Example 3: 7-bit binary counter

```
counter (clear, clock, count);
module
    parameter N = 7;
    input clear, clock;
    output reg [0:N] count;
    always @ (negedge clock)
       if (clear)
          count <= 0;</pre>
       else
           count <= count + 1;</pre>
endmodule
```





Hardware Modeling Using Verilog


```
module test counter;
 reg clk, clr;
 wire [7:0] out;
 counter CNT (clr, clk, out);
 initial clk = 1'b0;
 always #5 clk = ~clk;
 initial
   begin
      clr = 1'b1;
      #15 clr = 1'b0;
      #200 clr = 1'b1;
      #10 $finish;
    end
```

```
initial
   begin
      $dumpfile ("counter.vcd");
      $dumpvars (0, test_counter);
      $monitor ($time, "Count: %d", out);
   end
endmodule
```





```
0 Count:
                                              140 Count:
               20 Count:
                           1
                                              150 Count:
                                                          14
                                              160 Count: 15
               30 Count:
                           2
                          3
                                              170 Count: 16
               40 Count:
               50 Count: 4
                                              180 Count: 17
               60 Count: 5
                                              190 Count: 18
               70 Count: 6
                                              200 Count: 19
               80 Count: 7
                                              210 Count: 20
               90 Count: 8
                                              220 Count: 0
              100 Count: 9
              110 Count: 10
              120 Count: 11
              130 Count: 12
                    NPTEL ONLINE CERTIFICATION COURSES
IIT KHARAGPUR
                                        Hardware Modeling Using Verilog
```



Example 4: Automatic verification of output

```
module fulladder (a, b, c, s, cout);
  input a, b, c;
  output s, cout;

assign s = a ^ b ^ c;

assign cout = (a&b) | (b&c) | (c&a);
endmodule
```





Hardware Modeling Using Verilog

20

```
module fulladder_test;

reg a,b,c;
wire s, cout;
integer correct;

fulladder FA (a,b,c,s,cout);

initial
  begin
    correct = 1;

#5 a=1; b=1; c=0; #5;
    if ((s != 0) || (cout != 1))
        correct = 0;
```

```
#5 a=1; b=1; c=1; #5;
    if ((s != 1) || (cout != 1))
        correct = 0;

#5 a=0; b=1; c=0; #5;
    if ((s != 1) || (cout != 0))
        correct = 0;

#5 $display ("%d", correct);
end
endmodule
```

Shall display 1 if outputs are correct; and display 0 otherwise.





Hardware Modeling Using Verilog

Example 5: Generating random test vectors

```
module adder (out, cout, a, b);
  input [7:0] a, b;
  output [7:0] out;
  output cout;

assign #5 {cout,out} = a + b;
endmodule
```

- The system task *\$random* can be used to generate a random number.
- It is called as : \$random (<seed>)
 - The value of <seed> is optional and is used to ensure that the same sequence of random numbers are generated each time the test is run.





Hardware Modeling Using Verilog

```
module test adder;
                                           10, a: 00, b: 52, sum: 52
 reg [7:0] a, b;
                                      T:
  wire [7:0] sum;
                 wire cout;
                                           20, a: ca, b: 08, sum: d2
                                      T:
  integer myseed;
                                      T:
                                           30, a: 0c, b: 6a, sum: 76
                                           40, a: b1, b: 71, sum: 22
  adder ADD (sum, cout, a, b);
                                      T:
                                           50, a: 23, b: df, sum: 02
                                      T:
  initial myseed = 15;
  initial
   begin
     repeat (5)
       begin
          a = $random(myseed);
         b = $random(myseed); #10;
          $display ("T: %3d, a: %h, b: %h, sum: %h", $time, a, b, sum);
        end
    end
endmodule
```





END OF LECTURE 22





Hardware Modeling Using Verilog

22





Lecture 23: MODELING FINITE STATE MACHINES

PROF. INDRANIL SENGUPTA
DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

Introduction

- Combinational and Sequential Circuits
 - In a combinational circuit, the outputs depend only on the applied input values and not on the past history.
 - In a sequential circuit, the outputs depend not only on the applied input values but also on the internal state.
 - The internal states also change with time.
 - The number of states is finite, and hence a sequential circuit is also referred to as a *Finite State Machine (FSM)*.
- Most of the practical circuits are sequential in nature.





Hardware Modeling Using Verilog

25


Finite State Machine (FSM)

- A FSM can be represented either in the form of a *state table* or in the form of a *state transition diagram*.
 - Variations exist, e.g. *Algorithmic State Machine (ASM) chart*.
- Example:
 - A circuit to detect 3 or more 1's in a serial bit stream.
 - The bits are applied serially in synchronism with a clock.
 - The output will become 1 whenever it detects 3 or more consecutive 1's in the stream.





Hardware Modeling Using Verilog



Mealy and Moore FSM Types

• A deterministic FSM can be mathematically defines as a 5-tuple $(\Sigma, \Gamma, S, s_0, \delta, \omega)$


where Σ is the set of input combinations, Γ is the set of output combinations, S is a finite set of states, $S_0 \in S$ is the initial state, δ is the state-transition function, and ω is the output function.

- Here, $\delta : S \times \Sigma \rightarrow S$
 - Present state (PS) and present input determines the next state (NS).
- For Mealy machine, $\omega : S \times \Sigma \rightarrow \Gamma$ (output depends on state + inputs)
- For Moore machine, $\omega : S \rightarrow \Gamma$ (output depends only on the state)





Hardware Modeling Using Verilog



Example 1

- There are three lamps, RED, GREEN and YELLOW, that should glow cyclically with a fixed time interval (say, 1 second).
- Some observations:
 - The FSM will have three states, corresponding to the glowing state of the lamps.
 - The input set is null; state transition will occur whenever clock signal comes.
 - This is a *Moore Machine*, since the lamp that will glow only depends on the state and not on the inputs (here null).



```
module cyclic_lamp (clock, light);
  input clk;
  output reg [0:2] light;
  parameter S0=0, S1=1, S2=2;
  parameter RED=3'b100, GREEN=3'b010, YELLOW=3'b001;
  reg [0:1] state;
  always @(posedge clock)
    case (state)
      S0: begin
                            // S0 means RED
             light <= GREEN; state <= S1;</pre>
                                                    default: begin
           end
                                                                  light <= RED;</pre>
                            // S1 means GREEN
      S1: begin
                                                                  state <= S0;</pre>
             light <= YELLOW; state <= S2;</pre>
                                                               end
           end
                                                         endcase
                            // S2 means YELLOW
      S2: begin
                                                    endmodule
             light <= RED; state <= S0;</pre>
           end
                        NPTEL ONLINE CERTIFICATION COURSES
     IIT KHARAGPUR
                                           Hardware Modeling Using Verilog
```

```
module test cyclic lamp;
  reg clk;
                                                                 0 RGY: xxx
  wire [0:2] light;
                                                                 5 RGY: 100
                                                                15 RGY: 010
  cyclic_lamp LAMP (clk, light);
                                                                25 RGY: 001
  always #5 clk = ~clk;
                                                                35 RGY: 100
  initial
                                                                45 RGY: 010
    begin
                                                                55 RGY: 001
      clk = 1'b0;
                                                                65 RGY: 100
      #100 $finish;
                                                                75 RGY: 010
    end
                                                                85 RGY: 001
  initial
                                                                95 RGY: 100
    begin
      $dumpfile ("cyclic.vcd"); $dumpvars (0, test_cyclic_lamp);
      $monitor ($time, " RGY: %b", light);
    end
endmodule
                      NPTEL ONLINE CERTIFICATION COURSES
   IIT KHARAGPUR
                                        Hardware Modeling Using Verilog
```

- Some comments on the solution:
 - The synthesis tool will generate five flip-flops 2 for *state*, and 3 for *light*.
 - The three output lines are also getting stored in flip-flops.
 - We have used non-blocking assignment triggered by clock edge.
 - But actually we do not need separate flip-flops for the outputs, as the outputs can be directly generated from the *state*.
 - How to achieve this?
 - Modify the Verilog code such that all assignments to *light* is made in a separate "always" block.
 - Use blocking assignment triggered by state change, and not by clock.





```
module cyclic lamp (clock, light);
  input clk;
  output reg [0:2] light;
  parameter S0=0, S1=1, S2=2;
 parameter RED=3'b100, GREEN=3'b010, YELLOW=3'b001;
  reg [0:1] state;
  always @ (posedge clk)
                                         always @(state)
    case (state)
                                           case (state)
       S0: state <= S1;
                                              S0: light = RED;
       S1: state <= S2;</pre>
                                              S1: light = GREEN;
       S2: state <= S0;</pre>
                                              S2: light = YELLOW;
       default: state <= S0;</pre>
                                              default: light = RED;
    endcase
                                           endcase
                                         endmodule
```





· Comment on the solution:

- The synthesis tool will be generating only 2 flip-flops corresponding to the first clock-triggered "always" block.
- The second "always" block will be generating a combinational circuit that takes *state* as input and produces *light* as outputs.

state (s ₁ s ₀)	Light (RGY)
S0: 00	100
S1: 01	010
S2: 10	001
11	xxx

Logic expressions after minimization: $R = s_0{'}.s_1{'} \label{eq:R}$

$$G = s_0$$
$$Y = s_1$$





Hardware Modeling Using Verilog

END OF LECTURE 23










Lecture 24: MODELING FINITE STATE MACHINES (contd.)

PROF. INDRANIL SENGUPTA
DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

Example 2

- Design of a serial parity detector.
 - A continuous stream of bits is fed to a circuit in synchronism with a clock. The circuit will be generating a bit stream as output, where a 0 will indicate "even number of 1's seen so far" and a 1 will indicate "odd number of 1's seen so far".
 - Also a Moore Machine.









Hardware Modeling Using Verilog

```
module parity_gen (x, clk, z);
  input x, clk;
  output reg z;
                        // The machine state
  reg even_odd;
  parameter EVEN=0, ODD=1;
  always @ (posedge clk)
                                                     This design will cause the
    case (even_odd)
                                                     synthesis tool to generate
      EVEN: begin
                                                     a latch for the output
               z \le x ? 1 : 0;
                                                     "even_odd".
               even odd \leq x ? ODD : EVEN;
             end
      ODD: begin
               z \le x ? 0 : 1;
               even odd <= x ? EVEN : ODD;
             end
      default: even odd <= EVEN;</pre>
    endcase
                                                  Modeling Using Verilog
endmodule
```

```
module test parity;
   reg clk, x;
                 wire z;
   parity_gen PAR (x, clk, z);
   initial
     begin
       $dumpfile ("parity.vcd"); $dumpvars (0, test_parity);
       clk = 1'b0;
     end
   always #5 clk = ~clk;
   initial
     begin
        #2 x = 0; #10 x = 1; #10 x = 1; #10 x = 1;
       #10 x = 0; #10 x = 1; #10 x = 1; #10 x = 0;
       #10 x = 0; #10 x = 1; #10 x = 1; #10 x = 0;
       #10 $finish;
     end
 endmodule
                 CERTIFICATION COURSES
IIT KHARAGPUR
                                   Hardware Modeling Using Verilog
```






Example 3

- Design of a sequence detector.
 - A circuit accepts a serial bit stream "x" as input and produces a serial bit stream "z" as output.
 - Whenever the bit pattern "0110" appears in the input stream, it outputs z = 1; at all other times, z = 0.
 - Overlapping occurrences of the pattern are also detected.
 - This is a *Mealy Machine*.







```
// Sequence detector for pattern "0110"
module seq detector (x, clk, reset, z);
  input x, clk, reset;
 output reg z;
 parameter S0=0, S1=1, S2=2, S3=3;
  reg [0:1] PS, NS;
  always @(posedge clk or posedge reset)
    if (reset) PS <= S0;
                PS <= NS;
    else
  always @(PS,x)
     case (PS)
        S0: begin
              z = x ? 0 : 0;
              NS = x ? S0 : S1;
            end
```

```
S1: begin
    z = x ? 0 : 0;
    NS = x ? S2 : S1;
    end

S2: begin
    z = x ? 0 : 0;
    NS = x ? S3 : S1;
    end


S3: begin
    z = x ? 0 : 1;
    NS = x ? S0 : S1;
    end
endcase
endmodule
```





```
module test_sequence;
                      wire z;
  reg clk, x, reset;
  seq_detector SEQ (x, clk, reset, z);
  initial
   begin
      $dumpfile ("sequence.vcd"); $dumpvars (0, test sequence);
      clk = 1'b0; reset = 1'b1;
      #15 reset = 1'b0;
    end
  always #5 clk = ~clk;
  initial
   begin
      #12 x = 0; #10 x = 0; #10 x = 1; #10 x = 1;
      #10 x = 0; #10 x = 1; #10 x = 1; #10 x = 0;
      #10 x = 0; #10 x = 1; #10 x = 1; #10 x = 0;
      #10 $finish;
    end
endmodule
```





Example 4

- Design a sequence detector for the bit pattern "101010".
 - Work out the state diagram in a similar way.
 - Then code the state diagram in Verilog.



END OF LECTURE 24





Hardware Modeling Using Verilog