

# EC-204

## <LAB - 9>

### NITK SURATHKAL



### INBASEKARAN.P


## 201EC226

### Prof: Sumam S

1. A digital system has a single input X and a single output Y


**Solution:**

## State Diagram



Combining two finite state machines. First one is used to count 4 bits and the second one is used to complement the input stream of bits. S0- S3 belong to M1 and S4-S5 belong to M2.

## Simulation



## Verilog code

```

question1.v
1  module twos_com(input xin,clk,reset_n,output yout);
2      parameter S0=3'b000,S1=3'b001,S2=3'b011,S3=3'b010,S4=3'b110,S5=3'b111;
3      reg[2:0] M1_present,M1_next,M2_present,M2_next;
4      reg y1out,y2out;
5      assign yout=y2out;
6      always@(posedge clk or negedge reset_n)
7      begin
8          if(reset_n==0)
9              begin M1_present<=S0;M2_present<=S4;end
10             else
11                 begin M1_present<=M1_next;M2_present<=M2_next;end
12             end
13         always@(M1_present)
14         begin
15             M1_next=M1_present;y1out=1'b0;
16             case(M1_present)
17                 S0:M1_next=S1;
18                 S1:M1_next=S2;
19                 S2:M1_next=S3;
20                 S3:begin M1_next=S0;y1out=1'b1;end
21                 default: M1_next=S0;
22             endcase
23         end
24         always@(*)
25         begin
26             M2_next=M2_present;y2out=1'b0;
27             case(M2_present)
28                 S4:
29                     begin
30                         y2out=xin;
31                         if((xin==1'b1)&&(y1out==1'b0))M2_next=S5;else M2_next=S4;
32                     end
33                 S5:
34                     begin
35                         y2out=~xin;
36                         if(y1out==1'b1)M2_next=S4;else M2_next=S5;
37                     end
38                 endcase
39             end
40         endmodule

```

## Verilog testbench

```

question1_tb.v
1  module twos_com_tb;
2      parameter t_PERIOD = 100;
3      reg clk, reset_n, data, start;
4      wire pout;
5      integer data_file_in, data_file_out, scan_file;
6      twos_com uut(data, clk, reset_n, pout);
7      //clock generation
8      initial
9      begin
10         clk = 0; reset_n = 0; data = 0; start = 0;
11         #150 reset_n = 1;
12         #200 start = 1;
13         data_file_in = $fopen("D:\\Documents\\NIT-K\\02_SecondYear\\EC204\\Lab9\\Question1\\input_sequence.txt", "r");
14         data_file_out = $fopen("D:\\Documents\\NIT-K\\02_SecondYear\\EC204\\Lab9\\Question1\\output_sequence.txt", "w");
15     end
16     initial
17     forever #(t_PERIOD/2) clk <= ~clk;
18     always @(posedge clk)
19     begin
20         if (start == 1)
21         begin
22             scan_file = $fscanf(data_file_in, "%b\\n", data);
23             #50
24             if (!$feof(data_file_in))
25                 $fwrite(data_file_out, "clock=%b, data=%b, twosC=%b\\n", clk, data, pout);
26             else
27             begin
28                 $fwrite(data_file_out, "clock=%b, data=%b, twosC=%b\\n", clk, data, pout);
29                 $fclose(data_file_in);
30                 $fclose(data_file_out);
31                 $finish;
32             end
33         end
34     end
35 endmodule

```

## Output


input_sequence.txt	output_sequence.txt
1 0	1 clock=1, data=0, twosC=0
2 1	2 clock=1, data=1, twosC=1
3 0	3 clock=1, data=0, twosC=1
4 1	4 clock=1, data=1, twosC=0
5 0	5 clock=1, data=0, twosC=1
6 0	6 clock=1, data=0, twosC=0
7 0	7 clock=1, data=0, twosC=0
8 1	8 clock=1, data=1, twosC=1
9 1	9 clock=1, data=1, twosC=0
10 1	10 clock=1, data=1, twosC=1
11 0	11 clock=1, data=0, twosC=1
12 0	12 clock=1, data=0, twosC=1
13 0	13 clock=1, data=0, twosC=1
14 1	14 clock=1, data=1, twosC=1
15 0	15 clock=1, data=0, twosC=1
16 0	16 clock=1, data=0, twosC=1
	17

2. Implement a serial adder in Verilog to add two 8 bit numbers using a single full adder and registers


### Solution:

#### State Diagram

Mealy state diagram for full adder



Serial Adder



Inputs are two 8 bit numbers. Two shift registers are used to give out the digits which are then serially added. The output is similarly combined using another shift register. A mealy finite state machine is used to implement the full adder and a D flip flop to calculate the carry in for the full adder.

#### Verilog code

```

question2.v
1  module shift_reg(in_reg, par_load, enable, in_bit, Clk, out_reg);
2      parameter n = 8;
3      input [n-1:0] in_reg;
4      input par_load, enable, in_bit, Clk;
5      integer k;
6      output reg [n-1:0] out_reg;
7      always @ (posedge Clk )
8          if (par_load)
9              out_reg <= in_reg;
10         else if (enable)
11             begin
12                 for (k = n-1; k > 0; k = k - 1)
13                     out_reg[k-1] <= out_reg[k];
14                 out_reg[n-1] <= in_bit;
15             end
16         endmodule

```

```

question2.v
18 module serial_adder(A, B, Reset, Clk, Sum);
19     input [7:0] A, B;
20     input Reset, Clk;
21     reg sbit, cur_state, next_state;
22     parameter G = 1'b0, H = 1'b1;
23     output wire [7:0] Sum;
24     reg [3:0] Cnt;
25     wire [7:0] QA, QB;
26     wire Run;
27     shift_reg shift_A(A, Reset, 1'b1, 1'b0, Clk, QA);
28     shift_reg shift_B(B, Reset, 1'b1, 1'b0, Clk, QB);
29     shift_reg shift_sum(8'b0, Reset, Run, sbit, Clk, Sum);
30     always @(QA, QB, cur_state)
31     case (cur_state)
32     G:
33     begin
34         sbit = QA[0] ^ QB[0];
35         if (QA[0] & QB[0]) next_state = H;
36         else next_state = G;
37     end
38     H:
39     begin
40         sbit = QA[0] ^ QB[0];
41         if (~QA[0] & ~QB[0]) next_state = G;
42         else next_state = H;
43     end
44     default:
45     begin
46         sbit = 0;
47         next_state = G;
48     end
49     endcase
50     always @(posedge Clk)
51     if (Reset) cur_state <= G;
52     else cur_state <= next_state;
53     always @(posedge Clk)
54     if (Reset) Cnt <= 8;
55     else if (Run) Cnt <= Cnt - 1;
56     assign Run = |Cnt;
57 endmodule

```

## Simulation

