1

EC-204

<LAB - 9>

# NITK SURATHKAL




INBASEKARAN.P
201EC226

Prof: Sumam S

# 1. A digital system has a single input X and a single output Y


# **Solution:**

# State Diagram



Combining two finite state machines. First one is used to count 4 bits and the second one is used to complement the input stream of bits. S0- S3 belong to M1 and S4-S5 belong to M2.

## **Simulation**



## Verilog code

```
question1.v
    module twos_com(input xin,clk,reset_n,output yout);
      parameter S0=3'b000,S1=3'b001,S2=3'b011,S3=3'b010,S4=3'b110,S5=3'b111;
      reg[2:0] M1_present,M1_next,M2_present,M2_next;
      reg y1out, y2out;
      assign yout=y2out;
      always@(posedge clk or negedge reset_n)
        if(reset n==0)
        begin M1_present<=S0;M2_present<=S4;end
        begin M1_present<=M1_next;M2_present<=M2_next;end
      always@(M1_present)
        M1_next=M1_present;y1out=1'b0;
        case(M1_present)
        S0:M1_next=S1;
        S1:M1 next=S2;
        S2:M1 next=S3;
        S3:begin M1 next=S0;y1out=1'b1;end
        default: M1_next=S0;
      always@(*)
      begin
        M2_next=M2_present;y2out=1'b0;
        case(M2_present)
        54:
        begin
          y2out=xin;
         if((xin==1'b1)&&(y1out==1'b0))M2_next=S5;else M2_next=S4;
        begin
          y2out=~xin;
          if(y1out==1'b1)M2_next=S4;else M2_next=S5;
        endcase
    endmodule
```

#### Verilog testbench

```
# question1_tbv
module twos_com_tb;
module twos_com_tb;
preg clk, reset_n, data, start;
wire pout;
integer data_file_in, data_file_out, scan_file;
twos_com_uut(data, clk, reset_n, pout);

//clock_generation
initial

pegin
clk =0; reset_n =0; data =0; start =0;
#150 reset_n = 1;
#260 start = 1;
data_file_in = $fopen("D:\\Documents\\NIT-K\\02_SecondYear\\EC204\\Lab9\\Question1\\output_sequence.txt","r");
data_file_out = $fopen("D:\\Documents\\WIT-K\\02_SecondYear\\EC204\\Lab9\\Question1\\output_sequence.txt","w");
end
initial

forever #(t_PERIOD/2) clk <= ~clk;
alaws @(posedge clk)
begin
if (start ==1)
begin

scan_file = $fscanf(data_file_in, "%b\n", data);
#50

if (if*feof(data_file_in))

$fwrite (data_file_out, "clock=%b, data=%b, twosc=%b\n", clk, data, pout);
else
begin

$false (data_file_out, "clock=%b, data=%b, twosc=%b\n", clk, data, pout);
$fclose(data_file_out, "clock=%b, data=%b, twosc=%b\n", clk, data, pout);
$ffclose(data_file_out, "clock=%b, data=%b, twosc=%b\n", cl
```

#### Output


```
    □ Generate Simulate □ ··· ion1.v

                                                                                       output_sec
input_sequence.txt ×
input_sequence.txt
                                                           output_sequence.txt
                                                                 clock=1, data=0, twosC=0
                                                                  clock=1, data=1, twosC=1
       0
                                                                 clock=1, data=1, twosC=0
       0
                                                                 clock=1, data=0, twosC=1
       0
                                                                 clock=1, data=0, twosC=0
                                                                 clock=1, data=0, twosC=0
       0
                                                                 clock=1, data=1, twosC=1
                                                                 clock=1, data=1, twosC=0
  11
       0
                                                                 clock=1, data=0, twosC=1
       0
                                                                 clock=1, data=0, twosC=1
                                                                 clock=1, data=0, twosC=1
       0
                                                                 clock=1, data=0, twosC=1
       0
                                                                 clock=1, data=0, twosC=1
```

2. Implement a serial adder in Verilog to add two 8 bit numbers using a single full adder and registers

## **Solution:**

State Diagram



Inputs are two 8 bit numbers. Two shift registers are used to give out the digits which are then serially added. The output is similarly combined using another shift register. A mealy finite state machine is used to implement the full adder and a D flip flop to calculate the carry in for the full adder.

## Verilog code

```
module shift_reg(in_reg, par_load, enable, in_bit, Clk, out_reg);

parameter n = 8;

input [n-1:0] in_reg;

input par_load, enable, in_bit, Clk;

integer k;

output reg [n-1:0] out_reg;

always @ (posedge Clk )

if (par_load)

out_reg <= in_reg;

else if (enable)

begin

for [k = n-1; k > 0; k = k - 1]

out_reg[k-1] <= out_reg[k];

out_reg[n-1] <= in_bit;

end

endmodule</pre>
```

```
question2.v
    module serial_adder(A, B, Reset, Clk, Sum);
      input [7:0] A, B;
      input Reset, Clk;
      reg sbit, cur_state, next_state;
      parameter G = 1'b0, H = 1'b1;
      output wire [7:0] Sum;
      reg [3:0] Cnt;
      wire [7:0] QA, QB;
      wire Run;
      shift_reg shift_A(A, Reset, 1'b1, 1'b0, Clk, QA);
      shift_reg shift_B(B, Reset, 1'b1, 1'b0, Clk, QB);
      shift reg shift sum(8'b0, Reset, Run, sbit, Clk, Sum);
      always @(QA, QB, cur_state)
        case (cur_state)
            sbit = QA[0] ^ QB[0];
            if (QA[0] & QB[0]) next_state = H;
            else next_state = G;
          begin
            sbit = QA[0] \sim^{0} QB[0];
            if (\sim QA[0] \& \sim QB[0]) next_state = G;
            else next_state = H;
          default:
            sbit = 0;
        always @(posedge Clk)
        if (Reset) cur_state <= G;</pre>
        always @(posedge Clk)
          if (Reset) Cnt <= 8;
          else if (Run) Cnt <= Cnt - 1;
          assign Run = |Cnt;
```

#### Simulation

