
# EC806 DSD using FPGA

**LAB - 4** 



# **Report Submission**

By
Inbasekaran Perumal
201EC226

Pranav Koundinya 201EC247

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING NATIONAL INSTITUTE OF TECHNOLOGY KARNATAKA, SURATHKAL SRINIVASNAGAR 575025 KARNATAKA INDIA

9 October 2023


1. Behavioral verilog code for one-digit decade counter	
Verilog code:	
Simulation Results:	
2. Verilog code for two-digit decade counter	6
Verilog code	
Simulation results	
FPGA implementation	g
Top-level modular code	g
Resource utilization	
Implementation Snapshots:	11


#### 1. Behavioral verilog code for one-digit decade counter


#### Verilog code:


```
module decade_counter(
     input count up,
     input load,
     input reset,
     input counter on,
     input [3:0]data in,
     input clk,
     output reg [3:0]count,
     output TC
);
     always @(posedge reset or posedge clk)
     begin
           if(reset)
                 count <= 4'b0000;
           else if(load)
                 count <= data in;</pre>
           else if(counter_on)
           begin
                 if(count up)
                       if(count == 9)
                             count <= 0;
                       else
                             count <= count + 1;</pre>
                 else
                       if(count == 0)
                             count <= 9;
                       else
                             count <= count - 1;</pre>
           end
           else
                 count <= count;</pre>
     end
     assign TC = (counter_on) && (~load) && ((~count_up && count == 4'b0000)
                   || (count_up && count == 4'b1001));
endmodule
```

### **Simulation Results:**











#### 2. Verilog code for two-digit decade counter


#### Verilog code


```
module decade_counter_2_dig(
   input count_up,
   input load,
   input reset,
   input counter on,
   input [7:0]data_in,
   input clk,
   output reg [7:0]count,
   output TC
);
   wire tc_int;
   decade_counter
lsn(count_up, load, reset, counter_on, data_in[3:0], clk, count[3:0], tc_int);
   decade counter
msn(count_up,load,reset,tc_int,data_in[7:4],clk,count[7:4],TC);
endmodule
```


#### **Simulation results**














#### **FPGA** implementation

For the FPGA implementation, we used active-low signals for load and reset, since we implemented using the push button switches, which yield active-low logic.

Top-level modular code

```
module two digit bcd counter(
 input count up,
 input loadn,
 input resetn,
 input counter on,
 input [7:0]data_in,
 input clk,
 output TC,
 output [1:0]a,
 output [1:0]b,
 output [1:0]c,
 output [1:0]d,
 output [1:0]e,
 output [1:0]f,
 output [1:0]g
);
```

```
wire divclk;
wire [7:0]count;

clock_divider divide(clk, divclk);
  decade_counter_2_dig dec(count_up, load, resetn, counter_on, data_in,
  divclk, count, TC);
  bcd_seven_segment_decoder msn(count[7:4], a[1], b[1], c[1], d[1], e[1],
  f[1], g[1]);
  bcd_seven_segment_decoder lsn(count[3:0], a[0], b[0], c[0], d[0], e[0],
  f[0], g[0]);
```

endmodule

#### **Resource utilization**

Flow Summary	
< <filter>&gt;</filter>	
Flow Status	Successful - Wed Oct 4 15:57:53 2023
Quartus Prime Version	21.1.1 Build 850 06/23/2022 SJ Lite Edition
Revision Name	decade_counter
Top-level Entity Name	two_digit_bcd_counter
Family	Cyclone V
Device	5CSXFC6D6F31C6
Timing Models	Final
Logic utilization (in ALMs)	31 / 41,910 ( < 1 % )
Total registers	35
Total pins	28 / 499 ( 6 % )
Total virtual pins	0
Total block memory bits	0 / 5,662,720 ( 0 % )
Total DSP Blocks	0 / 112 (0 %)
Total HSSI RX PCSs	0/9(0%)
Total HSSI PMA RX Deserializers	0/9(0%)
Total HSSI TX PCSs	0/9(0%)
Total HSSI PMA TX Serializers	0/9(0%)
Total PLLs	0 / 15 (0 %)
Total DLLs	0 / 4 ( 0 % )

## **Implementation Snapshots:**





## **Link to the Simulation Video**