

### Usage of the “charis.py”:

- Make sure you have the bitstring library(script tries to install it)
  - Install by running “pip install bitstring –user”
- Create a text file with all your instructions inside
- Run “./charis.py -a filename to create rom.data with the assembled instructions
- To disassemble a file run “./charis -d filename” to create filename + .dis with the assembly instructions.

Note: on windows run as: “python charis.py [...]”

charis\_1 - The first program example provided by the lab staff(contains .asm and rom.data):

```
00: addi r5, r0, 8
04: ori r3, r0, 0xABCD
08: sw r3, 4(r0)
0C: lw r10, -4(r5)
10: lb r16, 4(r0)
14: nand r4, r10, r16
```

charis\_2 – The second program example provided by the lab staff:

```
00: bne r5, r5, 8
04: b -2
08: addi r1, r0, 1
```

charis\_3 – A program I wrote that has all 24 instructions inside:

li r1, 0xa	ror r4, r3
li r2, 0x900	lui r4, 0xffff
li r3, 0xffff0	addi r4, r1, 0xffff6
add r4, r2, r1	nandi r4, r1, 0x0
sub r4, r1, r2	ori r4, r1, 0x0
and r4, r4, r0	li r1, 0xffff
not r4, r4	li r2, 0xa
or r4, r0, r1	sw r1, 0x2(r2)
nand r4, r1, r3	lw r2, 0x2(r2)
nor r4, r1, r4	sb r1, 0x0(r0)
sra r4, r3	lb r2, 0x0(r0)
srl r4, r3	beq r0, r0, 0x4
sll r4, r3	b 0x1
rol r4, r3	bne r0, r2, 0xfffe

charis\_4 is a reduced charis\_3 program for test benching the DATAPATH

Important Note: If you are having issues (import errors, etc) with the project code please check out the archived project hosted on my GitHub [repo](#). (ACE312 Folder, full code source also available)

## CHARISA

### CHAnia Risc Instruction Set Architecture

- 1.) 32, 32-bit Registers with the exception of R0 -> Hardwired to 0.
- 2.) 2 Types of Instructions always 32-bits in length.
- 3.) ALU/Logic operations include: add, sub, nand, not, or, sra, sll, srl, ror, rol, li, addi, nandi and ori.
- 4.) 3 Branching Instructions: b, bne, beq.
- 5.) 4 Memory Instructions: lw, sw, lb, sb. (see below for RLT notation)
- 6.) Byte addressable Memory

Types of Instructions:

#### **R - Type**

6-bits	5-bits	5-bits	5-bits	5-bits	6-bits
<b>OpCode</b>	<b>Rs</b>	<b>Rd</b>	<b>Rt</b>	<b>Not-used</b>	<b>func</b>

#### **I - Type**

6-bits	5-bits	5-bits	16-bits
<b>OpCode</b>	<b>Rs</b>	<b>Rd</b>	<b>Immediate</b>

List of Instructions with RTL notation:

Opcode	FUNC	Instruction	RTL Notation
100000	110000	add	$RF[Rd] \leftarrow RF[Rs] + RF[Rt]$
100000	110001	sub	$RF[Rd] \leftarrow RF[Rs] - RF[Rt]$
100000	110010	and	$RF[Rd] \leftarrow RF[Rs] \text{ AND } RF[Rt]$
100000	110011	or	$RF[Rd] \leftarrow RF[Rs] \text{ OR } RF[Rt]$
100000	110100	not	$RF[Rd] \leftarrow \neg RF[Rs]$
100000	110101	nand	$RF[Rd] \leftarrow RF[Rs] \text{ NAND } RF[Rt]$
100000	110110	nor	$RF[Rd] \leftarrow RF[Rs] \text{ NOR } RF[Rt]$
100000	111000	sra	$RF[Rd] \leftarrow RF[Rs] \gg 1$
100000	111001	srl	$RF[Rd] \leftarrow RF[Rs] \gg 1$ (Logical, Zfill MSB)
100000	111010	sll	$RF[Rd] \leftarrow RF[Rs] \ll 1$ (Logical, Zfill MSB)
100000	111100	rol	$RF[Rd] \leftarrow \text{Rotate\_left}(F[Rs])$
100000	111101	ror	$RF[Rd] \leftarrow \text{Rotate\_right}(F[Rs])$
111000	-	li	$RF[Rd] \leftarrow \text{SignExtend}(\text{Immed})$
111001	-	lui	$RF[Rd] \leftarrow \text{Immed} \ll 16$ (Zfill)
110000	-	addi	$RF[Rd] \leftarrow RF[Rs] + \text{SignExtend}(\text{Immed})$
110010	-	nandi	$RF[Rd] \leftarrow RF[Rs] \text{ NAND } \text{SignExtend}(\text{Immed})$
110011	-	ori	$RF[Rd] \leftarrow RF[Rs] \text{ OR } \text{SignExtend}(\text{Immed})$
111111	-	b	$PC \leftarrow PC + 4 + (\text{SignExtend}(\text{Immed}) \ll 2)$
000000	-	beq	If $RF[Rd] == RF[Rs]$ $PC \leftarrow PC + 4 + (\text{SignExtend}(\text{Immed}) \ll 2)$ Else $PC \leftarrow PC + 4$
000001	-	bne	If $RF[Rd] != RF[Rs]$ $PC \leftarrow PC + 4 + (\text{SignExtend}(\text{Immed}) \ll 2)$ Else $PC \leftarrow PC + 4$
000011	-	lb	$RF[Rd] \leftarrow \text{Zfill}(31 \text{ downto } 8) \ \& \ \text{MEM}[RF[Rs] + \text{SignExtend}(\text{immed})](7 \text{ downto } 0)$
000111	-	sb	$\text{MEM}[RF[Rs] + \text{SignExtend}(\text{immed})] \leftarrow \text{Zfill}(31 \text{ downto } 8) \ \& \ RF[Rd](7 \text{ downto } 0)$
001111	-	lw	$RF[Rd] \leftarrow \text{MEM}[RF[Rs] + \text{SignExtend}(\text{immed})]$
011111	-	sw	$\text{MEM}[RF[Rs] + \text{SignExtend}(\text{immed})] \leftarrow RF[Rd]$