



- Address mapping & replacement
- Auxiliary memory : magnetic disk, magnetic tape and optical discs
- Virtual Memory : concept implementation

2 / 88




Auxiliary Memory :-

slow device
capacity High
relatively high faster than main






3 / 88

- Auxiliary Memory :- slow device capacity High
 - Main Memory :- velocity high faster than auxiliary communicate with CPU
 - Cache Memory :- smaller but faster directly access through CPU High speed processing memory
 - Registers :- present internally in CPU storage to process processing memory
- # Process :-
- in the auxiliary memory eg. are magnetic disc (bit faster) & magnetic tapes (slower). for back up storage
 - Main memory :- directly communicate with CPU
- The program and data's are stored which are currently needed by the processor
- # When ever required, a transfer of data takes place from auxiliary memory to cache main memory





- The program and data's are stored which are currently needed by the processor
- # When ever required, a transfer of data take place from auxillary memory to cache main memory





Working:-

Magnetic tapes are relative slower than magnetic disc. The magnetic tapes are slower because they are used to store removable files.




• Main memory with CPU

→ The program and data's are stored which are currently needed by the processor

When ever required, a transfer of data takes place from auxiliary memory to cache main memory


4 / 88



- Cache memory = very high speed memory which is smaller & faster than main memory
- It stores those programs and data which is executing by the CPU present or the currently CPU is executing
- Registers directly stored in CPU and consists of processing elements at the time of execution of program

MEMORY HIERARCHY IN COMPUTER SYSTEM :-

Auxillary memory




Working:-

Magnetic tapes are relative slower than magnetic disc. The magnetic tapes are slower because they are used to store removable files

• Magnetic disk used for backup storage

• The main memory directly communicates with CPU and auxiliary memory with the help of I/O processor



• Main memory needs to communicate with



5 / 88

Working:-

- # Magnetic tapes are relative slower than magnetic disc. The magnetic stones because they are used to store removable files.




There is a lot of difference of speed between CPU & main memory. Thus, there is a mismatch of speed. Thus performance degrades little bit.

So, if we will use a cache memory (high speed memory), so we can compensate the between Speed of main memory and cache memory.

Cache is smaller in size and faster than main memory.

6 / 88



- cache and main memory both can directly communicate with CPU.

But if cache memory is present so CPU will access data from cache memory. If CPU gets the data then it is well & good. If not, CPU goes to the main memory.

If CPU does not get data in main memory as well, then it proceeds towards auxiliary memory & data then transfer to the main memory & cache memory.

- I/O Processor :- manage data transfer b/w auxiliary memory & main memory.

#

a. Semiconductor RAM memory

In random access memory (RAM) the memory can be accessed for information transfer from any desired random location.

That is, the process of locating a word in memory takes an equal amount of time.



Q. Semiconductor RAM memory :-

- In random access memory (RAM) the memory can be accessed for information transfer from any desired random location.

That is, the process of locating a word in memory is same and requires an equal amount of time no matter where the cells are located physically in memory, thus the name random access. It is also called read/write memory.

- The Static RAM consists of internal flip-flop that store the binary information. The stored information remains valid as long as power is applied to the unit.

The dynamic RAM stores binary information in form of electric charges that are applied to the capacitors. The capacitors are provided inside the chip by MOS transistors. The stored charge on capacitors tends to discharge with time and capacitor must be periodically recharged by refreshing the dynamic memory.

Refresh is done by cycling through the words every few milliseconds to restore the decaying charge.

- The DRAM offers reduced power consumption & longer storage capacity in a single memory.

- One major application of SRAM is in implementing the cache memory. The SRAM are used for implementing main memory.

- A RAM chip is better suited for communication with CPU if it has one or more control inputs that select the chip only when needed.


- It also have bidirectional data bus that are

The dynamic RAM stores information in form of electric charges that are applied to the capacitors. The capacitors are provided inside the chip by MOS transistor. The stored charged on capacitors tend to discharge with time and capacitor must be periodically recharged by refreshing the dynamic memory.

Refresh is done by cycling through the words every few milliseconds to restore the decaying charge.


- The DRAM offers reduced power consumption & larger storage capacity in a single memory.

8 / 88



CS1	CS2	RD	WR	Memory Function	Status of Data Bus
0	0	X	X	Inhibit	High impedance
0	1	X	X	Inhibit	High impedance
1	0	0	0	Inhibit	High impedance
1	1	0	1	Write	Input

logic 0 are normal digital signals. In high impedance state behaves like an open circuit, which means that output does not carry any signal and has no logic significance



9 / 88

CS1	$\overline{CS2}$	RD	WR	Memory Function	Status of Data Bus
0	0	X	X	Inhibit	High impedance
0	1	X	X	Inhibit	High impedance
1	0	0	0	Inhibit	High impedance
1	0	0	1	Write	Input data
1	0	1	X	Read	Output data
1	1	X	X	Inhibit	High impedance

(b) Function Table

- In the block diagram of RAM chip, 128 words of eight bit (one byte) per word. This require 7 bit address and 8 bit bidirectional data bus. The read & write input specify the memory operation and two chip select control inputs are for enabling the chip only when it is selected by microprocessor

The function table shown in fig 1(b) specifies RAM chip operation. The unit is in operation when $CS1=1$ and $\overline{CS2}=0$.

The bar on top of the Second Select variable indicate that this input is enabled when it is equal to zero

If chip select is not enabled or if they are enabled but the read or write input are enabled the memory is inhibit and its data bus is in high impedance state

- When $CS1=1$ and $\overline{CS2}=0$, the memory can be placed in write or read mode. When WR input is enabled, the memory stores a bytes from data bus into location specified by address input lines.

The function table shown in Fig (b) specifies RAM chip operation. The unit is in operation when $C_{S1}=1$ and $\bar{C}_{S2}=0$.

The box on top of the second select variable indicate that this input is enabled when it is equal to zero.

If chip select is not enabled or if they are enabled but the read or write input are enabled the memory is inhibit and its data bus is in high impedance state.

10 / 88




- When $C_{S1}=1$ and $C_{S2}=0$, the memory can be placed in write or read mode. When WR input is enabled, the memory stores a bytes from data bus into location specified by address input lines.
- When RD input is enabled, the content of selected byte is placed in data bus.

RAM ORGANIZATION :-

RAM memory can be organized by following three methods


- One dimensional RAM
- Two dimensional RAM
- 2½ dimensional RAM


One Dimensional RAM :-



It has a large number of addressable storage location (2^m), each address of which stores n bit words. Now, the capacity of RAM is specified as $2^m \times n$ (Address line X number of bit per address).

(a) Two dimensional RAM :- 2D RAM (2D RAM) :-





11 / 88





Fig : 2D RAM addressing scheme.

In this, n bit address word is divided into two parts x & y for address selection and column

selection respectively. The cells are arranged in a rectangular array of $m_x \times m_y$ rows and m_y columns, where m_x and m_y are number of the address and column lines, respectively. The number of cells two dimensional



12 / 88

In this, n bit address word is divided into two parts x & y for address selection and column


selection respectively. The cells are arranged in a rectangular array of $m_x \times m_y$ rows and m_y columns, where m_x and m_y are number of bits in address and column lines, respectively. So, the total number of cells two dimensional memory organization in $m_x m_y$.

(3) $2\frac{1}{2}$ Dimension RAM:

If column and row lines are split into unequal size it is referred to $2\frac{1}{2}$ dimension RAM organization. Figure shows the example of $2\frac{1}{2}$ D RAM organization.

The memory capacity is 256×64 . The first number 256 represents the total number of rows and second number 64 represents total number of columns. Two decoders are used to implement $2\frac{1}{2}$ D organization one decoder is called as row decoder (8 to 2^8) and other is called column decoder (6×2^6)

This memory consist of 256 rows and 64 columns. Each row is selected by activating any one row at a time by using 8 to 256 decoder. Similarly 6 to 64 decoder is used for column decoder. For this case, address line & column lines are not equal, so it is referred as $2\frac{1}{2}$ D RAM organization



ROM MEMORIES:


A ROM is essentially a memory device in which permanent binary information is stored. The binary information must be specified by designer.

A block diagram of ROM consists of n input to n output. It is shown in Figure 1. The

The input provides the address for memory & output gives the data bits of stored word that is selected by address.

NOTE: RAM does not have data inputs, because it does not have write operation.

Kinput	Qoutput
--------	---------



14 / 88




Fig 1: ROM block diagram.

Fig 2: shows a possible configuration of ROM cell. A logic value 0 is stored in the cell, if the transistor is connected to ground at point P, otherwise 1 is stored.

The bit line is connected to a register to a power supply. To read the state of cell, word line is activated.

- Thus, the transistor switch is closed & voltage at bit line drops to near zero, if there is a connection between transistors and ground.

- If there is no connection to ground, the bit line remain high voltage, indicating a 1. Data are written into ROM when it is manufactured.




Fig 2: A ROM cell

ROM CHIP: Since a ROM can only read, the data bus can only be in output mode. The block diagram of a ROM chip is depicted in Fig 3. For the same size chip, it is possible to have more bits of ROM than of RAM, because internal binary cell of ROM occupy less space than in RAM.

- For this reason, the diagram specifies a 512 byte ROM, while RAM has only 128 bytes.






Fig 2: A ROM cell


 Connected to state
Not connected to state 1

ROM CHIP :- Since a ROM can only read, the data bus can only be in output mode. The block diagram of a ROM chip is depicted in Fig 3. For the same size chip, it is possible to have more bits of ROM than of RAM, because internal binary cell of ROM occupy less space than in RAM.

16 / 88

- For this reason, the diagram specifies 8 bits of ROM, while RAM has only 16B bytes.



The nine address line of ROM chip specify only one of 512 bytes stored into it. Two chip select inputs must be CS₁ = 1 and CS₂ = 0 for the unit to operate, otherwise data bus is in high impedance state.

There is no need to read and write control because the unit can only read. Thus, when the chip is enabled by two select inputs, the byte selected by address line appear on data bus.

chip select 1	CS ₁	512x8 ROM	→ 8 bit data bus
chip select 2	CS ₂		
9 bit address	AD ₉		

Typical ROM chip.


TYPES:-

1. PROM (Programmable Read Only Memory):-

- It is initially blank, data and instructions can be written on PROM by using special fuses. The data can be changed only once by user.

- It consists of small fuses inside which are burnt open during programming. It is possible to program this memory only once if not erasable.

Only memory is read or non-volatile memory can be written only once.



Typical ROM chip.

TYPES:-

1. PROM (Programmable Read Only Memory):-

- It is initially blank, data and instructions can be written on PROM by using special fuses. The data can be changed only once by user.

- It consists of small fuses inside which are burnt open during programming. It is programmed this memory only once if no.

17 / 88

- Programmable Read only memory is used as non-volatile memory on which data can be written only once. Once a program has been written onto a PROM, it remains there forever.
 - Unlike main memory, PROM retains contains even when computer is turned off.
 - A PROM programmer or a PROM burner is used to write data on PROM chip. The process of programming PROM is called burning the PROM.
2. Erasable Programmable Read Only Memory (EPROM)
- It is a special type of memory that serves as a PROM, but content can be erased using UV rays.
 - It retains its contents until it is exposed to UV light. The UV light clears the content, making it possible to reprogram memory.
 - It is widely used in personal computers because they enable the manufacturer to change the contents of the PROM to replace with updated versions or erase the content before delivered.
3. Electrically Erasable Programmable Read only Memory (EEPROM) :-
- It is a special type of PROM that can be erased by

PROM is

• Erasable Programmable Read Only Memory (EPROM)

- It is a special type of memory that serves as a PROM, but content can be erased using UV rays
- It retains its contents until it is exposed to UV light. The UV light clear to contents, making it possible to reprogram memory
- It is widely used in personal computers because it enable the manufacturer to change the contents of the PROM to replace with updated versions or erase the content before delivered

3. Electrically Erasable Programmable Memory :- (EEPROM) :-

18 / 88



It is a special type of PROM that can be erased by

-
- exposing it to an electrical charge
EEPROM retains its contents even when the power is turned off
- Comparing with all other types of ROM, EEPROM is slower in performance.
- #### 4. FLASH MEMORY :-
- It is similar to EEPROM technology. A flash cell is based on a single transistor controlled by trapped charge
- In a flash device, it is possible to read the contents of a single cell, but it is only possible to write an entire block of cells.
 - In EEPROM it is possible to read and write the content of ~~single~~ single cell.
 - Flash devices have greater density, which leads to higher capacity and lower cost per bit
 - Require a single power supply voltage and consume less power
 - Application : Hand held computers, cell phones, digital cameras & MP3 music player
 - Flash cards : Size : 8, 32 & 64 MB

Memory of the program memory

to write an entire block of cells.

- In EEPROM it is possible to read and write the content of ~~single~~ single cell.
- Flash devices have greater density, which leads to higher capacity and lower cost per bit.
- Require a single power supply voltage and consume less power.
- Application : Hand held computers , cell phones, digital cameras & MP3 music player
- Flash cards : Size : 8, 32 & 64 MB

19 / 88




Cache Memory

If the active portions of the program are placed in a fast part of the memory, the average memory access time can be reduced, thus reducing the total execution time of program.

Cache Memory

1. Cache memory is a special very high speed memory.
 2. It is costlier than main memory but economical than CPU registers.
 3. It holds the frequently requested data to instruction so that they are immediately available to the CPU when needed.
 4. Cache memory is an extremely fast memory that acts as a buffer between RAM & CPU.
- # Whenever you are executing a program or instructions, then some of data and instructions required frequently, those instructions and data should be available to the CPU whenever there is a requirement so that can be stored in the cache memory.



- Cache memory is a special very fast memory.
- It is costlier than main memory but economical than CPU registers.
- It holds the frequently requested data & instructions so that they are immediately available to the CPU when needed.
- Cache memory is an extremely fast memory that acts as a buffer between RAM & CPU.

20 / 88

- Whenever you are executing a program, instructions, then some of data and instructions required frequently, those instructions and data should be available to the CPU whenever there is a requirement so that can be stored in the cache memory.



it stores the frequently stored data

4	7	10	3
10	1	2	9
4	5	6	7
8	9	10	11
12	13	14	15

Data is copied between levels in block sized transfer unit

memory cache is divided into blocks

Smaller, faster, more expensive

Larger, slower, cheaper memory is positioned into blocks


Need of Cache Memory :-

- The main memory is very slow in comparison to the CPU. It means to balance the speed mismatch between the main memory and CPU.
- The clock of the processor is very fast, while the main memory access time is comparatively slower.
- Hence, the processing speed depends more on the speed of main memory.

• Need of Cache Memory :-

- The main memory is very slow in comparison to the CPU. It means to balance the speed mismatch between the main memory and CPU.
- The clock of the processor is very fast, while the main memory access time is comparatively slower.
- Hence, the processing speed depends more on the speed of main memory.

21 / 88



cache memory is act as an buffer b/w CPU and main memory.

- The frequently used data is copied into cache, and cache works in collaboration with CPU.
- Secondary memory which stores data for long time.
- Whatever data is requested, the data is searched into the cache, if data is available in the cache is called as HIT.
- Sometimes it may happen that required data or instruction is not available in cache, Then for that condition is called MISS.

If Hits = 8
Miss = 2

$$\therefore \text{Miss Ratio} = \frac{2}{10} = \frac{1}{5}$$

mid 8
1 2


The cache performance can be improve by higher ~~block~~ of cache block size, there should be less number of miss as compare to the number of hits.

- Average Memory access time

from
ned.
it

$$= \text{Hit Time} + (\text{Miss Rate} \times \text{Miss Penalty})$$

25 / 88



Average Memory access time = $\frac{\text{Hit Time} + (\text{Miss Rate} \times \text{Miss Penalty})}{\text{Time}}$

$$t_a = h \times t_c + (1-h) \times t_m$$

$$[t_a = t_c + (1-h)t_m]$$

where

t_a : Average memory access time

h : hit ratio

t_c : Cache memory access time

$1-h$: Miss ratio


t_m : Main memory access time

CACHE MEMORY

MAPPING :-

CACHE MEMORY MAPPING :-

It is a technique using which contents of main memory are brought into the cache memory.



$$= \frac{2}{10} = \frac{1}{5}$$

- If the CPU needs the data/instruction from memory, then first cache is examined. If the word is not found in cache, it is known as Cache Miss.

ISSUE : -

ISSUE	DATE
Instruction from examined, if is known as is frequently called Hit	
's required known as	
<u>Hit</u>	
<u>Hit + Miss</u>	
and 8 1 2	
#	
from ned. it	

• Miss Ratio is the fraction of accesses that are not required in the cache. e.g. $(1-h)$

$$\frac{\text{Miss}}{\text{Hit} + \text{Miss}} = 1 - \text{Probability(Hit+Miss)} = 1$$

• In the case of Cache Miss, the time required to fetch the required block from main memory (to deliver to CPU), is known as Cache Miss time penalty.

Miss Ratio $(1-h) = \frac{\text{Cache Miss}}{\text{Hit} + \text{Miss}} = \frac{\text{No. of Misses}}{\text{Total accesses}}$

if Hits = 8
Miss = 2

$\therefore \text{Miss Ratio} = \frac{2}{10} = \frac{1}{5}$

The cache performance can be improve by higher block of cache block size, there should be less number of miss as compare to the number of hits.

• Average Memory access time



$$= \text{Hit Time} + (\text{Miss Rate} \times \text{Miss Penalty})$$

Average Memory access time


$$ta = h \times t_c + (1-h) \times t_m$$

$$ta = t_c + (1-h)t_m$$


where
+ = Average memory access time





- Sometime it may happens that required data or instruction is not available in cache, then for that condition is called **MISS**





22 / 88






4. Cache memory is an extremely fast memory that acts as a buffer between RAM & CPU.


- # Whenever you are executing a program or instructions, then some of data and instructions required frequently, those instructions and data should be available to the CPU whenever there is a requirement so that can be stored in the cache memory.



• Flash cards : Size : 8, 32 & 64 MB



19 / 88





Date: / /
Page: -

III Division & logic Operations -

Binary Subtraction

$1 - 0 = 1$	$Ex - \begin{array}{r} 101 \\ - 011 \\ \hline 011 \end{array}$
$1 - 1 = 0$	
$0 - 0 = 0$	
$0 - 1 = 1$ (with 1 borrow)	

Binary Division -

Ex - $\begin{array}{r} 11 \\ \times 3 \\ \hline 33 \end{array}$ 11 = Dividend 3 = Divisor Quotient = 3 3 = 011

$$\begin{array}{r} 11 \\ \overline{)1011} \\ - 11 \\ \hline 10 \\ - 10 \\ \hline 1 \\ 10 \\ - 10 \\ \hline 0 \\ 2 \end{array}$$

Ex - $\begin{array}{r} 27 \\ \times 7 \\ \hline 196 \end{array}$ 27 = Dividend 7 = Divisor Quotient = 3 R = 6

$$\begin{array}{r} 27 \\ \overline{)11011} \\ - 11 \\ \hline 10 \\ - 7 \\ \hline 3 \\ 10 \\ - 7 \\ \hline 3 \\ 10 \\ - 7 \\ \hline 6 \end{array}$$

Division is somewhat more complex than multiplication but is based on the same general principles. First, the bits of the dividend are examined from left to right, until the set of bit examined represents a number greater than or equal to the divisor. This is referred to as the divisor.

Date: / /
Page: -

being able to divide the number. When this even occurs, 0's are placed in the quotient from left to right. When this event occurs, a 1 is placed in the quotient & the divisor is subtracted from the partial dividend. The result is referred to as a partial remainder.

The division follows a cyclic pattern. At each cycle, additional bits from the dividend are appended to the partial remainder until the result is greater than or equal to the divisor. As before, the divisor is subtracted from this number to produce a new partial remainder. The process continues until all the bits of the dividend are exhausted.

Divisor → 1011 Quotient = 00001101 ←
Dividend = 10010011 ←

10110
1010
10110
10110

(Blue circle with pen icon)

EX - 27/7 27 = 11011 7 = 111

$$\begin{array}{r} 111 \sqrt{11011} \\ 111 \\ \hline 101 \\ 101 \\ \hline 0 \end{array}$$

2 / 22

Division is somewhat more complex than multiplication, but is based on the same general principles. First, the bits of the dividend are examined from left to right, until the set of bit examined represents a number greater than or equal to the divisor. This is referred to as the divisor.

Date: / /
Page: / /

being able to divide the number. Until this even occurs, bits are placed in the quotient from left to right. When this event occurs, a 1 is placed in the quotient & the divisor is subtracted from the partial dividend. The result is referred to as a partial remainder.


The division follows a cyclic pattern. At each cycle, additional bits from the dividend are appended to the partial remainder until the result is greater than or equal to the divisor. As before, the divisor is subtracted from this number to produce a new partial remainder. The process continues until all the bits of the dividend are exhausted.


$\begin{array}{r} 00001101 \leftarrow \text{Quotient} = Q \\ \text{Divide} \rightarrow 1011 | 11010011 \leftarrow \text{Dividend} = D \\ 1011 \downarrow \\ 001110 \\ \text{Partial} \\ \text{remainder} \\ \downarrow \\ 001111 \\ 1011 \\ \downarrow \\ 100 \leftarrow \text{Remainder} \end{array}$

Division of Unsigned Binary Integers

A machine algorithm that corresponds to the long division process.

Step - The A & Q registers together are shifted to the left 1 bit. M is subtracted from A to determine whether A divides the partial remainder. If it does, then Q gets a 1 bit. Otherwise, Q gets a 0 bit & M must be added back to A to restore the previous value. The count is then decremented & the process continues for n steps.







A machine algorithm that corresponds to the long process.

3 / 22



Step - The A & Q registers together are shifted to the left 1 bit. M is subtracted from A to determine whether A divides the partial remainder. If it does, then Q gets a 1 bit. Otherwise, Q gets a 0 bit & M must be added back to A to restore the previous value. The count is then decremented & the process continues for n steps.



Step 1: First the registers are initialized with corresponding values ($Q = \text{Dividend}$)
 $M = \text{divisor}$, $A = 0$, $n = \text{no. of bits in dividend}(Q)$.



4 / 22



Step 4: Then MSB bit of A (first bit of A) is checked if it is 1, then LSB of Q (last bit of Q) is set to 0. Value of register A is restored i.e. the value of A before the subtraction with M.

If MSB of A is 0, then LSB of Q is set to 1. Value of register A will be value after the subtraction of M.

Step 5: The value of counter n is decremented.

Step 6: If $n = 0$; final result $Q \rightarrow \text{Quotient}$ & $A \leftarrow \text{remainder}$
 $n \neq 0$; repeat Step 2 to 6, until $n=0$.

Example: Dividend = $11 = 1011_2$ $n=4$
 Divisor = $3 = 00011_2 = M \rightarrow n+1 \text{ bits (S)}$
 $M+1 = 10000_2 + 1 = 11101_2$

5 / 22

n	M	A	Q	A
4(100)	00011	00000	1011	Initial
		00001	0110	Shift A Q
		11101	110	Sub M
		11100	0110	as $A[n]=1$, $Q[0]=0$
3(011)		00001	0110	Restore A

Date: / /
Page: -
00010 110 ? Shift A Q.
11101 Sub M
11111 1100 Q[0] < 0
2(010) 00010 1100 Restore A
00101 100? Shift A Q
11101 Sub M
1(001) 00010 100 L Q[0] < 1
00101 001? Shift A Q
11101 Sub M
0(000) 00010 001 L Q[0] < 1
]] Remainder Quotient
]] (2) (3)

$n=4$
NON RESTORING DIVISION ALGORITHM Ex $Q = 1011$
$M = 00011$
$n=4$

n	M	A	Q	Action / Operation
4(100)	00011	00000	1011	Initial
		00001	0110	Shift A Q
		11101		As $A[n]=0$, $A \leftarrow A + M$
3(011)		11100	0110	As $A[n]=1$, $Q[0] \leftarrow 0$
		11100	110?	Shift A Q
		00011		As $A[n]=1$, $A \leftarrow A + M$
2(010)		11111	1100	As $A[n]=1$, $Q[0] \leftarrow 0$
		11111	100?	Shift A Q
		00011		As $A[n]=1$, $A \leftarrow A + M$
1(001)		00010	1000	As $A[n]=0$, $Q[0] \leftarrow 1$
		00010	001?	Shift A Q
		11101		As $A[n]=0$, $A \leftarrow A + M$
0(000)		00010	0000	As $A[n]=0$, $Q[0] \leftarrow 1$
]] Remainder Quotient (3)		
]] (2)		

NON RESTORING DIVISION ALGORITHM

Date: / /
Page: -


Start
↓

NON RESTORING DIVISION ALGORITHM EX $Q = 1011$

n	M	A	Q	Action / Operation
4 (100)	00011	00000	1011	Initial
		0001	011?	Shift AQ
		11101		As $A[n] = 0, A \leftarrow A$
3 (01)	0110	0110	011?	As $A[n] = 1, Q[0] \leftarrow 0$
	1100	110?		Shift AQ
	00011			As $A[n] = 1, A \leftarrow A$
2 (010)	1111	1100	110?	As $A[n] = 1, Q[0] \leftarrow 1$
	1111	100?		Shift AQ
	00011			As $A[n] = 1, A \leftarrow A$
1 (001)	0010	1000	100?	As $A[n] = 0, Q[0] \leftarrow 1$
	0010	000?		Shift AQ
	11101			As $A[n] = 0, A \leftarrow A$
0 (000)	0010	0000	000?	As $A[n] = 0, Q[0] \leftarrow 0$
				Quotient (2)
				Reminder (2)

6 / 22

NON RESTORING DIVISION ALGORITHM




STEPS :-

Step 1: first all registers are initialized with Q=dividend, M=divisor, A=0, n = no. of bits in (Q) dividend.
 bits in A & M will be $n+1$ if bit in Q is n .



Step 2: content of A & Q is shifted left.

Step 3: content of register A is checked.

If MSB of A is 1, then $A \leftarrow A + M$
 0, then $A \leftarrow A - M$



7 / 22



- Step 5: The value of counter n is decremented.
 Step 6: If $n=0$, then checks MSB of A
 1, then $A \leftarrow A+M$
 0, End of Process
 Result in A, Q
 $n=1$, Repeat 2 to 6 step.

Overflow:

Overflow is a condition when two numbers with n digits are added & the sum is a number occupying $n+1$ digits. This is a problem in digital computer because the number of bits can be accommodated by a n -bit word.

There are three types of overflow -

1. Positive Overflow - It refers to integer representations & to a number that is larger than that can be represented in given no. of bits.
2. Exponent Overflow - It refers to floating point representation & to a positive number (exponent) that exceeds the max. possible exponent value.
3. Significant Overflow - It occurs when the add of two significant no. of the same sign result in a carry out of the most significant bit.

8 / 22

Date: / /
Page: /

Logic Microoperations - It specify binary operations for strings of bit stored in registers. These operations consider each bit of the register separately & treat them as binary variables.

$$\text{Ex: } P : R_1 \leftarrow R_1 \oplus R_2$$

Operation means for $P=1$, perform $R_1 \oplus R_2$ operation & store in R_1 .

EX-OR operation	
0 \oplus 0 = 0	0 \oplus 1 = 1
0 \oplus 1 = 1	1 \oplus 0 = 1
1 \oplus 1 = 0	1 \oplus 1 = 0

Let $R_1 = 1010$.
 $R_2 = 1100$
 0110 — content of R_1 if $P=1$
 Here, bit by bit EX-OR operation is performed.

Special Symbols - $\vee \rightarrow$ OR microoperation (logical OR)
 $\wedge \rightarrow$ AND microoperation (logical AND)

$$\text{Ex: } P : R_1 \leftarrow R_2 + R_3, \quad R_4 \leftarrow R_5 \vee R_6$$

↓
Add operation ↓
OR operation.

List of Logic Microoperations -

There are 16 different logic operations that can be performed with two binary variables. They can be determined from all possible truth tables obtained with two binary variables.

In this table, each of the 16 columns F0 through F15 represents a truth table of one possible Boolean function for the two variables x & y .

Date: / /
Page: /

Overflow is a condition when two numbers with n digits are added & the sum is a number occupying $n+1$ digits. It is a problem in digital computer because the number of bits can't be accommodated by a n -bit word.

There are three types of overflow -

1. Positive Overflow - It refers to integer representations & to a number that is larger than that can be represented in given range.
2. Exponent Overflow - It refers to floating point representation & to a positive number (exponent) that exceeds the max possible exponent value.
3. Significant Overflow - It occurs when the addⁿ of two significant no. of the same sign result in a carry out of the most significant bit.

Date: / /
Page: -

Logic Microoperations - It specify binary operations for strings of bit stored in registers. These operations consider each bit of the register separately & treat them as binary variables.

$$\text{Ex: } P : R_1 \leftarrow R_1 \oplus R_2$$

Operation means for $P=1$, perform $R_1 \oplus R_2$ operation & store in R_1 .

EX-OR operation	
0 \oplus 0 = 0	
0 \oplus 1 = 1	
1 \oplus 0 = 1	
1 \oplus 1 = 0	

Here, bit by bit EXOR operation is performed.

Special Symbols -

\vee → OR microoperation (logical OR)

\wedge → AND microoperation (logical AND)

$$\text{Ex: } P : R_1 \leftarrow R_2 + R_3, \quad R_4 \leftarrow R_5 \vee R_6$$

\hookrightarrow
Add operation

\hookrightarrow
OR operation.

List of Logic Microoperations -

There are 16 different logic operations that can be performed with two binary variables. They can be determined from all possible truth tables obtained with two binary variables.

In this table, each of the 16 columns F₀ through F₁₅ represents a truth table of one possible Boolean function for the two variables x & y.

Date: / /
Page: -

x	y	F ₀	F ₁	F ₂	F ₃	F ₄	F ₅	F ₆	F ₇	F ₈	F ₉	F ₁₀	F ₁₁	F ₁₂	F ₁₃	F ₁₄	F ₁₅
0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
0	1	0	0	0	0	1	1	1	1	0	0	0	1	1	1	1	1
1	0	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1

The 16 logic microoperations are derived from these functions by replacing variable x by the binary content of register A & variable y by the binary content of register B.

LET $R_1 = 1010$.
 $R_2 = 1100$
 0110 — content of R_1 if $P=1$
Here, bit by bit EXOR operation is performed.

0⊕0=0
0⊕1=1
1⊕0=1
1⊕1=0

Special symbols -
 $\vee \rightarrow$ OR microoperation (logical OR)
 $\wedge \rightarrow$ AND microoperation (logical AND)

Ex: P : $R_1 \leftarrow R_2 + R_3$, $R_4 \leftarrow R_5 \vee R_6$
 \downarrow Add operation \downarrow OR operation.

List of Logic Microoperations -

There are 16 different logic operations that can be performed with two binary variables. They can be determined from all possible truth tables obtained with two binary variables.

In this table, each of the 16 columns F_0 through F_{15} represents a truth table of one possible Boolean function for the two variables x & y .

9 / 22

x	y	F_0	F_1	F_2	F_3	F_4	F_5	F_6	F_7	F_8	F_9	F_{10}	F_{11}	F_{12}	F_{13}	F_{14}	F_{15}
0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
0	1	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1	1
1	0	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1

The 16 logic microoperations are derived from these functions by replacing variable x by the binary content of register A & variable y by the binary content of register B.

Boolean function	Microoperation	Name
$F_0 = 0$	$F \leftarrow 0$	Clear
$F_1 = xy$	$F \leftarrow A \wedge B$	AND
$F_2 = x\bar{y}$	$F \leftarrow A \wedge \bar{B}$	
$F_3 = x$	$F \leftarrow A$	Transfer A
$F_4 = \bar{x}y$	$F \leftarrow \bar{A} \wedge B$	
$F_5 = \bar{x}\bar{y}$	$F \leftarrow B$	Transfer B
$F_6 = x \oplus y$	$F \leftarrow A \oplus B$	Exclusive-OR
$F_7 = x + y$	$F \leftarrow A \vee B$	OR
$F_8 = (x+y)'$	$F \leftarrow \bar{A} \vee \bar{B}$	NOR
$F_9 = (x \oplus y)'$	$F \leftarrow \bar{A} \oplus \bar{B}$	EX-NOR
$F_{10} = \bar{y}$	$F \leftarrow \bar{B}$	Complement B
$F_{11} = x + \bar{y}$	$F \leftarrow A \vee \bar{B}$	
$F_{12} = \bar{x}$	$F \leftarrow \bar{A}$	Complement A
$F_{13} = \bar{x} + y$	$F \leftarrow \bar{A} \vee B$	
$F_{14} = (\bar{x}y)'$	$F \leftarrow \bar{A} \wedge \bar{B}$	NAND
$F_{15} = 1$	$F \leftarrow \text{all } 1's$	Set to all 1's

1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1

The 16 logic microoperations are derived from these functions by replacing variable x by the binary content of register A & variable y by the binary content of register B.

Boolean function	Microoperation	Name
$F_0 = 0$	$F \leftarrow 0$	Clear
$F_1 = xy$	$F \leftarrow A \wedge B$	AND
$F_2 = x\bar{y}$	$F \leftarrow A \wedge \bar{B}$	
$F_3 = x$	$F \leftarrow A$	Transfer A
$F_4 = \bar{x}y$	$F \leftarrow \bar{A} \wedge B$	
$F_5 = \bar{x}\bar{y}$	$F \leftarrow B$	Transfer B
$F_6 = x \oplus y$	$F \leftarrow A \oplus B$	Exclusive-OR
$F_7 = x + y$	$F \leftarrow A \vee B$	OR
$F_8 = (x+y)'$	$F \leftarrow \bar{A} \vee \bar{B}$	NOR
$F_9 = (x \oplus y)'$	$F \leftarrow \bar{A} \oplus \bar{B}$	Ex-NOR
$F_{10} = \bar{y}$	$F \leftarrow \bar{B}$	Complement B
$F_{11} = x + \bar{y}$	$F \leftarrow A \vee \bar{B}$	
$F_{12} = \bar{x}$	$F \leftarrow \bar{A}$	Complement A
$F_{13} = \bar{x} + y$	$F \leftarrow \bar{A} \vee B$	
$F_{14} = (\bar{x}y)'$	$F \leftarrow \bar{A} \wedge \bar{B}$	NAND
$F_{15} = 1$	$F \leftarrow \text{all } 1's$	Set to all 1's


10 / 22

Hardware Implementation -

The hardware implementation of logic microoperations requires logic gates to be inserted for each bit or pair of bits in the logic to perform the required logic function.

Figure shows one stage of a circuit that generates the four basic logic microoperations. It consists of four gates & a multiplexer. The diagram shows one typical stage with subscript i . For a logic circuit with n bits, this diagram must be repeated n times $i = 0, 1, 2, \dots, n-1$. The selection variables are applied to all stages.

Figure: One stage of logic circuit



(a) Logic diagram

(b) Functional Table


function of bits

Applications of Logic Microoperations - Shows that how the bits of Register A [designated A] are manipulated by logic microoperations.

Selective Set operation: The Selective Set Operation sets bit i in register A when there are corresponding bit i in register B. It doesn't affect bit positions that have 0 in B.

basic logic microoperations. It consists of four gates. A 4×1 MUX. The diagram shows one typical stage with subscript. For a logic circuit with n bits, the diagram must be replicated n times. $j = 0, 1, 2, \dots, n-1$. The selection variables are applied to all stages.

Figure: One stage of logic circuit




(a) logic diagram

(b) Functional Table


Applications of Logic Microoperations - Shows that how the bits of Register A [designated A] are manipulated by logic microoperations.

Selective Set operation: The Selective Set Operation sets bit 1 in register A where there are corresponding 1's in register B. It doesn't affect bit positions that have 0's in B.




Result shows it can be obtained from the logic OR operation

2. Selective complement - It complements bits in A where there are corresponding 0's in B. It doesn't affect bit positions that have 1's in B.




Result shows it can be obtained from the logic EXOR operation.

3. Selective clear - It clears to 0 the bits in A only where there are corresponding 1's in B. It doesn't affect bit positions that have 0's in B.



Result shows it can be obtained from $A \wedge \bar{B}$ logic operation. $[A \wedge \bar{B}]$

4. Mask operations - It is similar to the selective clear except the bits of A are cleared only where there is corresponding 0's in B.



Result shows it can be obtained from logic AND operation

$$\begin{array}{r} \text{EX } 1010 \quad A \text{ before} \\ \hline 1100 \quad B(\text{logic operand}) \\ 1000 \end{array}$$

Result shows it can be obtained from logic AND operation

6. Insert operation - It inserts a new value into a group of bits. This is done by first masking the bits & then ORing them with the required value.

One mask operation — AND microoperation

Insert operation — OR microoperation.

Ex - We have insert 1001 instead of 0010.

(a) First Mask

$$\begin{array}{r} 0110 \quad 1010 \quad A \text{ before} \\ \hline 0000 \quad 1111 \quad B(\text{mask}) \quad [\text{Clear for 0's in } B] \\ 0000 \quad 1010 \quad A \text{ after masking} \end{array}$$

(b) Insert New Value -

$$\begin{array}{r} 0000 \quad 1010 \quad A \text{ before} \\ \hline 1001 \quad 0000 \quad B(\text{Insert}) \quad [\text{ORing with required value}] \\ 1001 \quad 1010 \quad A \text{ after insert} \end{array}$$

7. Clear operation - It compares the word in A & B, produce an all 0's result if the two numbers are equal. This is achieved by EXDR operation.

$$\begin{array}{r} \text{Ex : } 1010 \quad A \text{ before} \\ \hline 1010 \quad B \\ 0000 \quad A \leftarrow A \oplus B. \end{array}$$

12 / 22



IV Floating Point Arithmetic Operations -

Floating point number consist of two parts :

- (a) a mantissa 'm'
- (b) an exponent 'e'

We represent -

$$+m \times R^e$$

↑ magnitude ↓ radix

	Number	Mantissa	Radix/Base	Exponent
1.	3×10^6	3	10	6
2.	110×2^8	110	2	8
3.	1.2345	12345	10	-4

- (a) Mantissa may be a fraction or an integer.
- (b) A floating point is normalised if the most significant digit of the mantissa is non-zero.
- (c) A zero can't be normalised because it doesn't have non-zero digit. It is represented in floating point by all 0's in the mantissa & exponent.

achieved by EXOR operation

$$\begin{array}{r} \text{Ex : } 1010 \quad A \text{ before} \\ 1010 \quad B \\ 0000 \quad A \leftarrow A \oplus B. \end{array}$$

IV

Floating Point Arithmetic Operations -

Floating point number consist of two parts :

- (a) a mantissa 'm'
- (b) an exponent 'e'

We represent -

$$+m \times r^e$$

↑ magnitude ↓ radix ↑ exponent

Ex - Number	Mantissa	Radix/Base	Exponent
3×10^6	3	10	6
1.10×2^8	1.10	2	8
1.2345	1.2345	10	-4

- (a) Mantissa may be a fraction or an integer.
- (b) A floating point no. is normalised if the most significant digit of the mantissa is non-zero.
- (c) A zero can't be normalised because it doesn't have non-zero digits. It is represented in floating point by all 0's in the mantissa & exponent.

The four possible operations performed as follows -

- 1. Addition
- 2. Subtraction
- 3. Multiplication
- 4. Division

13 / 22

Addition & Subtraction -

1. Addition Arithmetic operation with floating point no. is more complicated than with fixed point numbers & their execution takes longer & requires more complex hardware.

2. The addition / subtraction between two numbers requires alignment of the radix point since the exponent parts must be made equal before adding or subtracting the mantissas.

Consider the two numbers

$$\begin{array}{l} m_1 \times r^{e_1} \\ m_2 \times r^{e_2} \end{array}$$

$e_1 = e_2$ is must to perform addition or subtraction.

Addition & Subtraction Rule -

1. Choose the number with the smaller exponent & shift its mantissa right a number of steps equal to the difference in exponents (now both numbers exponents must be equal)

The four possible operations performed as follows -

1. Addition
2. Subtraction
3. Multiplication
4. Division.

Addition & Subtraction -

1. Addition Arithmetic operation with floating point no. is more complicated than with fixed point numbers & thus execution takes longer & requires more complex hardware.

2. The addition / subtraction between two numbers requires the alignment of the radix point since the exponent parts must be made equal before adding or subtracting the mantissa.

Consider the two numbers

$$m_1 \times 2^{e_1}$$

$$m_2 \times 2^{e_2}$$

$e_1 = e_2$ is must to perform addition or subtraction

Addition & Subtraction Rule -

1. Choose the number with the smaller exponent & shift its mantissa right a number of steps equal to the difference in exponents (now both numbers exponents must be equal)
2. Set the exponent of the result equal to the exponent
3. Perform addition / subtraction on the mantissa & determine the sign of result.
4. Normalize the resulting value, if necessary

Example : (i) $A + B$

$$A = 225$$

$$B = 30$$

(ii) $A - B$

14 / 22

$$A = 225 = 11100001 = 1.1100001 \times 2^7$$

$$B = 30 = 1110 = 1.110 \times 2^3$$

Number B has smaller exponent with different 4. Hence its mantissa is shifted right by 4 bits

$$B = 1.110 \times 2^3$$

$$= 0.0001110 \times 2^7$$

Shift by 4 bits

for addition -

$$\begin{array}{r} A = 1.1100001 \times 2^{111} \\ + B = 0.0001110 \times 2^{111} \\ \hline 1.1101111 \times 2^{111} \end{array} \quad ? \text{ Answer.}$$

Date: / /
Page: / /

for subtraction -

$$\begin{array}{r} A = 1.1100001 \times 2^{111} \\ - B = 0.0001110 \times 2^{111} \\ \hline 1.1010011 \times 2^{111} \end{array} \quad ? \text{ Answer.}$$

Multiplication Rules -

1. Add the exponents & subtract bias (127, in case of single precision number & 1023 in case of double precision number)

Date: / /
Page: /

(ii) M-B

$A = 225 = 1110000_1 = 1.110000 \times 2^7$

$B = 30 = 1110 = 1.110 \times 2^3$

Number B has smaller exponent with different 4. Hence its mantissa is shifted right by 4 bits

$$B = 1.110 \times 2^3$$

$$= 0.0001110 \times 2^7$$

Shift by 4 bits

for addition - $A = 1.110000_1 \times 2^{111}$ ← 7 (binary value)
 $+ B = 0.0001110 \times 2^{111}$
 1.1101111×2^{111} ↗ Answer.

for subtraction - $A = 1.110000_1 \times 2^{111}$
 $- B = 0.0001110 \times 2^{111}$
 $1.101001_1 \times 2^{111}$ ↗ Answer.

Multiplication Rules -

1. Add the exponents & subtract bias (127, in case of single precision number & 1023 in case of double precision number)
2. Multiply the mantissas & determine the sign of result.
3. Normalize the result.

Division Rules -

1. Subtract the exponents & add bias (127 in case of single precision no. & 1023 in case of double precision no.)
2. Divide the mantissas & determine the sign of result.
3. Normalize the result.

For

Single Precision :-	← 1 bit →	← 8 bit →	← 23 bit →
32 bit format	Sign	Biased exponent	Fraction

Double Precision :-	← 1 bit →	← 11 bit →	← 52 bits →
64 bit format	Sign	Biased exponent	Fraction

15 / 22



Date: / /
Page: /

I ARITHMETIC LOGIC UNIT -


Instead of having individual registers performing the microoperations directly, computer system employ a number of storage registers connected to a common operational unit called arithmetic logic unit, abbreviated ALU.



To perform microoperations, the contents of specified registers are placed in the inputs of the common ALU. The ALU performs an operation & result of operation is then transferred to a destination register.

The ALU is combinational circuit so that the entire register transfer operation from the source register through ALU



16 / 22





17 / 22



Date: / /
Page: / /

Function Table for Arithmetic logic shift Unit -

Operation Select					Operation	Function
S_3	S_2	S_1	S_0	C_{in}		
0	0	0	0	0	$F = A$	Transfer A
0	0	0	0	1	$F = A + L$	Increment A
0	0	0	1	0	$F = A + B$	Addition
0	0	0	1	1	$F = A + B + L$	Add with carry
0	0	1	0	0	$F = A + \bar{B}$	Subtract with borrow
0	0	1	0	1	$F = A + \bar{B} + L$	Subtract-
0	0	1	1	0	$F = A - L$	Decrement A
0	0	1	1	1	$F = A$	Transfer A
0	1	0	0	0	$F = A \wedge B$	AND

2. $S_3 S_2 = 0 L$: 4 Logic operations are selected.
 3. $S_3 S_2 = 1 0$: 2 Shift operations are selected.

Note: Input carry 'cin' has no effect on logic operation so mark it with don't care 'X'.

Last two operation are shift so selected by $S_3 S_2$ only so S_1, S_0, cin are don't care as have no effect on shift operation.

Date: / /
Page: / /

Function Table for Arithmetic logic shift unit-

Operation Select-

S_3	S_2	S_1	S_0	cin	Operation	Function
0	0	0	0	0	$F = A$	Transfer A
0	0	0	0	1	$F = A + 1$	Increment A
0	0	0	1	0	$F = A + B$	Addition
0	0	0	1	1	$F = A + B + 1$	Add with carry
0	0	1	0	0	$F = A + \bar{B}$	Subtract without
0	0	1	0	1	$F = A + \bar{B} + 1$	Subtract-
0	0	1	1	0	$F = A - 1$	Decrement A
0	0	1	1	1	$F = A$	Transfer A
0	1	0	0	X <small>(don't care)</small>	$F = A \wedge B$	AND
0	1	0	1	X	$F = A \vee B$	OR
0	1	1	0	X	$F = A \oplus B$	XOR
0	1	1	1	X	$F = \bar{A}$	Complement A
1	0	X	X	X	$F = \text{Shr } A$	Shift right A into F
1	1	X	X	X	$F = \text{Shl } A$	Shift left A into F

Date: / /
Page: / /

IEEE 754


IEEE STANDARD FOR FLOATING POINT NUMBER

18 / 22

The standards for representing floating point numbers in 32 bits P, 64 bits have been developed by the Institute of Electrical & Electronics Engineers [IEEE]

It represent number in Single Precision (32 bit), double Precision (64 bit) form.

SINGLE PRECISION (32 bit) FORMAT-



1 0 X X X F = Shift A
1 1 X X X F = Shift A Shift right A into F
Shift left A into F

Date: / /
Page: /

IEEE 754

VII IEEE STANDARD FOR FLOATING POINT NUMBER

The standards for representing floating point numbers in 32 bits & 64 bits have been developed by the Institute of Electrical & Electronics Engineering [IEEE]

It represent number in Single Precision (32 bit) & double Precision (64 bit) form.

SINGLE PRECISION (32 bit) FORMAT-

31	30	23 22	0
Sign bit	Biased Exponent	Fraction (Mantissa)	
1 bit	B bits	23 bits	

↓ ↓ ↓
Stores sign contain store mantissa
(0 → +ve) exponent/bias in 23 bits representation
(1 → -ve) value in 8 bits

(a) 8 bit exponent ranges from 0 to 255 for normal values.
Thus the actual exponent range is -127 to 127.
Obtained above value by adding 127 to actual range.

(b) The values 0 & 255 are used to indicate the floating point values of 0 & infinite respectively.

19 / 22

Date:
Page:

DOUBLE PRECISION (64 bit FORMAT)

63	62	52-51	0
Sign bit	Biased Exponent	Fraction (Mantissa)	
1 bit	11 bits	52 bits	


(a) 11 bit exponent ranges from 0 to 2047 for normal values.
Thus the actual range is -1023 to 1023.

Note - Consider biased exponent.

Stores sign
 $(0 \rightarrow +ve)$
 $(1 \rightarrow -ve)$
 contain exponent
 value in 8 bits
 mantissa
 in 23 bits supplemental

(a) 8 bit exponent ranges from 0 to 255 for normal values.
 Thus the actual exponent range is -128 to 127.
 obtained above value by adding 127 to actual range.

(b) The values 0 & 255 are used to indicate the floating point values of 0 & infinite respectively.



(a) 11 bit exponent ranges from 0 to 2047 for normal values.
 Thus the actual range is -1023 to 1023.

Note - Consider biased exponent in binary format.

Example -

1. Represent $(85.125)_{10}$ in Single Precision & double Precision formats.

Step 1: $(85.125)_{10}$ convert to binary.

$$\begin{array}{r}
 2 | 85 \\
 2 | 42 \quad 1 \\
 2 | 21 \quad 0 \\
 2 | 10 \quad 1 \\
 2 | 5 \quad 0 \\
 2 | 2 \quad 1 \\
 2 | 1 \quad 0 \\
 0 \quad 1
 \end{array}
 \quad (85)_{10} = (1010101)_2$$

$$(0.125)_{10} \rightarrow ()_2$$

$$\begin{array}{r}
 0.125 \times 2 = 0.250 \quad 0 \\
 0.25 \times 2 = 0.500 \quad 0 \\
 0.5 \times 2 = 1.0 \quad 1
 \end{array}
 \quad (001)_2$$

$$(85.125)_{10} \rightarrow (1010101.001)_2$$

20 / 22

Step 2: Normalize the number.

Shift decimal point to right to make VSB bit 1 appear.

$$(1010101.001)_2$$

$$1.010101 \times 2^3$$

Step 3: Single Precision format.

Compare.

Represent $(85.125)_{10}$ in Single Precision & double Precision formats.

Step 1: $(85.125)_{10}$ convert to binary.

2	85
2	42
2	21
2	10
2	5
2	2
2	1
0	1

$$(85)_{10} = (1010101)_2$$

$$(0.125)_{10} \rightarrow ()_2$$

$$\begin{array}{r} 0.125 \times 2 = 0.250 \\ 0.25 \times 2 = 0.500 \\ 0.5 \times 2 = 1.0 \end{array} \quad \begin{array}{c|c} & 0 \\ & 0 \\ \downarrow & 1 \end{array} \quad (001)_2$$

$$(85.125)_{10} \rightarrow (1010101.001)_2$$

Step 2 Normalize the number.

Shift decimal point to right 8, make VSB bit 1 after tail.

$$(1010101.001)_2$$

$$\downarrow$$

$$1.010101001 \times 2^8$$

Step 3

Single Precision format

$$[1.M \ 2^{e-127}]$$

Compare

Compare step 2 & step 3 equation.

$$M = 010101001$$

$$e-127 = 6$$

$$e = (33)_{10} = (10000101)_2$$

2	133
2	66
2	33
2	16
2	8
2	4
2	2
2	1
0	1

fill format of single precision.

31 30 23 22 0

0 10000101 010101001000...0

up to 23
for leftmost bit put zero.

Step 4

Double Precision format

$$[1.M \ 2^{e-1023}]$$

compare with step 2 eq.

$$M = 010101001$$

$$e-1023 = 6$$

$$e = 1029 = (1000000101)_2$$

21 / 22

fill format of Double Precision

63 62 52 51 0

0 1000000101000000010

Ans: $(1259.125)_{10}$

1.M 2 e^{-127}

Compare Step 2 & Step 3 equation

$$M = 010101001$$

$$e - 127 = 6$$

$$e = (133)_{10} = (10000101)_2$$

$$2/133$$

$$2 \quad 66$$

$$2 \quad 33$$

$$2 \quad 16$$

$$2 \quad 8$$

$$2 \quad 4$$

$$2 \quad 2$$

$$2 \quad 1$$

$$2 \quad 0$$

$$0$$

fill format of Single Precision.

31 30 23 22 0
0 10000101 010101001000...0

up to 23
for leftmost
put zeros

Step 4 Double Precision format

$$1.M 2^{e-1023}$$

compare with Step 2 eqn.

$$M = 010101001$$

$$e - 1023 = 6$$

$$e = 1029 = (10000000101)_2$$

Date: / /
Page: / /

fill format of Double Precision

63 62 52 51 0
0 1000000010101010010...0

Ans 2 $(1259.125)_{10}$

Step 1 $(1259)_{10} = (100111010111)_2$

$$(0.125)_{10} = (001)_2$$

$$(1259.125)_{10} = (100111010111.001)_2$$

Step 2 Normalize the no.

$$1.0011101011001 \times 2^{10}$$

Step 3 Single Precision format $\rightarrow [1.M \times 2^{e-127}]$

$$M = 0011101011001$$

$$e - 127 = 10$$

$$e = (137)_{10} = (10001001)_2$$

31 30 23 22 0
0 10001001 001110101100100...0

Step 4 Double Precision format $\rightarrow [1.M \times 2^{e-1023}]$

$$M = 0011101011001$$

$$e - 1023 = 10$$

$$e = (1033)_{10} = (10000001001)_2$$

63 62 52 51 0
0 10000001001 00111010110010...0

