




Instruction / Step Counter


CPU Connections



Smoothing Caps



Logic Gate Power



An instruction address can come from two places:
1. 8-bit Memory/Data Bus
2. Hardwired Address

When the Step counter is at 0x0, a \overline{ZF} (zero flag) is set to active and is OR'ed with the inputs from INT_REQUEST AND RESET

If either $\overline{INT_REQUEST}$ or \overline{RESET} are 'low', and Zero Flag is LOW, then $\overline{LD_INT_VECTOR}$ is LOW. This causes the Instruction Source to switch to the hardwired addresses.

When a hardwired address is used, it is 0xff or 0xfe with the LSB being the current value of RESET.

\overline{RESET} Has the higher priority than $\overline{INT_REQUEST}$ so if both are active, then reset operation is executed


0b11111111// 0xFF (Interrupt Opcode)
0b11111110// 0xFE (RESET Opcode)

TRUTH TABLE


ZF	RESET	IRQ	SEL	DESC
1	nc	nc	1	Bus Data Asserted
0	1	1	1	Bus Data Asserted
0	0	nc	0	0xFE Asserted (Reset)
0	1	0	0	0xFF Asserted (IRQ Handler)

STEP COUNTER


Each instruction can have up to 32 steps




Instruction Bus Hardwired Addresses Bus




Data Bus




Instruction Register



Bus Select Logic



Reset



Reset RC circuit starts at logic level LOW for about a half a second. This ensures the CPU enters the reset mode on power-up

TrilobYTE CPU

Sheet: /

File: inst-step-irq-decode.kicad_sch

Title: Instruction Register & Step Counter

Size: User Date: 2022-07-20

KiCad E.D.A. kicad (6.0.0-0)

Rev: v1.0.0

Id: 1/1