

# INTERRUPT REQUEST HANDLER

# Connections





8-to-3 Priority Decoder Active LOW (inputs & outputs)

U6

EN\_IRQ0 10

EN\_IRQ1\_11

EN\_IRQ2 12


FN\_IRQ3 13

EN\_IRQ4 1


EN\_IRQ5

74LS148


50 <u>9</u> AI0













## Interrupt Latch


This latch ensures that when a port address is read, it is synchonrous with the clock, in case there is a change in interrupts at the same moment,which would cause an incorrect ISR to be run



## Disables Interrupts via Masks

When IRQMASK[\*] is set HIGH, the corresponding interrupt request is disabled





## MASK LOGIC

Active LOW IRQn Active HIGH MASKn

If either of these are HIGH then then that interrupt is disabled/inactive

IREQ's are OR'ed with the

IRQ Example Assembly IRQPORT: 0x0 IRQMASKPORT: 0x1 SETUP\_IRQ: # Enables two IREQs OUT IRQMASKPORT, 0b0111111

# Sets priority level to all OUT IRQPORT, 0x8

\$0:00f0: IRQ0 \$0:00f1: IRQ1 \$0:00f2: IRQ2 \$0:00f3: IRQ3 \$0:00f4: IRQ4 \$0:00f5: IRQ5 \$0:00f6: IRQ6

Interrupt Vector Table

\$0:00f0: IRQ0

Pinout Description

# PRIORITY LOGIC

IRQ7 - Highest Priority IRQ0 - Lowest Priority

If the curent Interrupt address from the Priority Decoder output has a priority higher than the Priority Level, then an IREQ is triggered

Priority Examples

- A value of 8 written to the priority latch will enable all interrupts.
  A value of 5 written to the priority latch will enable (IRO IRQ4, IRQ5 IRQ7 will be disabled.
  A value of 3 written to the priority latch will enable (IRO IRQ2, IRQ3 IRQ7 will be disabled.
  A value of 0 written to the priority latch will disable all interrupts.

- $\overline{\text{IREQ}}$  (output) Signals to the CPU there is an interrupt
- WRITE (input) Trigers a latch on a register. Used in conjunction with INT\_PORT\_REQ and either PORT\_HNDLR\_EN or IRQ\_MASK\_WRITE
- READ (input) Triggers a latch on the Interrupt Port Register and asserts its value onto the bus. Only when PORT\_HNDLR\_EN is LOW.
- ADDR[4,5] (input) Used to select Mask or Priority registers
- INT\_PORT\_EN (input) Enable all functionality on LOW signal

w/ Priority Level Register & Mask Register

#### theWickedWebDev/8-bit-computer

File: new-interrupt-handler.kicad\_sch

### Title: Interrpt Request Handler Module

	Size: Us	er	Date: 2022-02-10		Rev: v6	
	KiCad E	.D.A. kic	ad (6.0.0-0)		ld: 1/1	
					-6	_