


# INTERRUPT REQUEST HANDLER


## Connections




## PULL U/D




## Smoothing Caps




## LED Indicators



## Logic Gate Power




## Decode Logic



## Interrupt Latch


This latch ensures that when a port address is read, it is synchronous with the clock, in case there is a change in interrupts at the same moment, which would cause an incorrect ISR to be run

## Read Port Address




## Priority Level Register

Latches on Rising Edge  
PORT\_HNDLR\_EN and  
IRQ\_HANDLER\_WRITE must  
both be LOW to latch




## Interrupt Mask

Latches on Rising Edge  
IRQ\_MASK\_WRITE and  
IRQ\_HANDLER\_WRITE must  
both be LOW to latch




## 8-to-3 Priority Decoder

Active LOW (inputs & outputs)




## Comparator

Request Interrupt if IRQn > Priority Level



## Disables Interrupts via Masks

When IRQMASK[\*] is set HIGH, the corresponding  
interrupt request is disabled



## MASK LOGIC

Active LOW  $\overline{IRQn}$   
Active HIGH MASKn  
If either of these are HIGH  
then then that interrupt is  
disabled/inactive  
IRQ's are OR'ed with the  
mask bits

## IRQ Example Assembly

```
IRQPORT: 0x0
IRQMASKPORT: 0x1

SETUP_IRQ:
    # Enables two IRQs
    OUT IRQMASKPORT, 0b01111111
    # Sets priority level to all
    OUT IRQPORT, 0x8

IRQ:
    PUSH CS
    IN SI, IRQPORT
    JMPF (0:si)
```

## Interrupt Vector Table

```
$0:00f0: IRQ0
$0:00f1: IRQ1
$0:00f2: IRQ2
$0:00f3: IRQ3
$0:00f4: IRQ4
$0:00f5: IRQ5
$0:00f6: IRQ6
$0:00f7: IRQ7
```

## PRIORITY LOGIC

IRQ7 - Highest Priority  
IRQ0 - Lowest Priority  
If the current Interrupt address  
from the Priority Decoder output  
has a priority higher than the  
Priority Level, then an IRQ  
is triggered

## Priority Examples

A value of 8 written to the priority latch  
will enable all interrupts.  
A value of 5 written to the priority latch  
will enable IRQ0 - IRQ4, IRQ5 - IRQ7 will be disabled.  
A value of 3 written to the priority latch  
will enable IRQ0 - IRQ2, IRQ3 - IRQ7 will be disabled.  
A value of 0 written to the priority latch  
will disable all interrupts.

## Pinout Description

$\overline{IRQ}$  - (output) Signals to the CPU there is an interrupt  
 $\overline{WRITE}$  - (input) Triggers a latch on a register. Used in conjunction with  $\overline{INT\_PORT\_REQ}$  and either  $\overline{PORT\_HNDLR\_EN}$  or  $\overline{IRQ\_MASK\_WRITE}$   
 $\overline{READ}$  - (input) Triggers a latch on the Interrupt Port Register and asserts its value onto the bus. Only when  $\overline{PORT\_HNDLR\_EN}$  is LOW.  
 $ADDR[4,5]$  - (input) Used to select Mask or Priority registers  
 $\overline{INT\_PORT\_EN}$  - (input) Enable all functionality on LOW signal

w/ Priority Level Register & Mask Register  
**theWickedWebDev/8-bit-computer**

Sheet: /  
File: new-interrupt-handler.kicad\_sch

**Title: Interrupt Request Handler Module**

Size: User Date: 2022-02-10  
KiCad E.D.A. eeschema (6.0.0-0)

Rev: v6  
Id: 1/1