


## 16bit Address Register


These registers provide functionality to different components such as the Stack Pointer, Program Counter, or any 16bit GPR. They have the ability to INC or DEC without using the ALU.

CLK	DEC	INC	LOAD	BUS	ADDR	
x	H	H	H	H	H	- NOOP
/	H	H	-	-	x	- Load
/	L	H	L	x	x	- Decrement
/	H	L	x	x	x	- Increment


### Connections




### Pull U/D




## Output Buffers




## 16bit Register w/ Dec and Inc



## LED Indicator's



## Smoothing Caps



Sheet: /

File: address-register-smd.kicad\_sch

**Title: 16 Bit Address Register w/ INC and DEC**

Size: A4

Date:

KiCad E.D.A. kicad (6.0.0-0)

Rev: 3

Id: 1/1

# Arithmetic Module

8bit Arithmetic Module provides ADD, ADC, SUB, SBB, INC, DEC

DEC A: MUX\_SEL: 1, TC: 0, CI: 0

A - B: MUX\_SEL: 0, TC: 1, CI: 1


A + B: MUX\_SEL: 0, TC: 0, CI: 0

INC A: MUX\_SEL: 1, TC: 1, CI: 1


A - B - CI: MUX\_SEL: 0, TC: 1, CI: ?

A + B + Cf: MUX\_SEL: 0, TC: 0, CI: ?


## Connectors




## Arithmetic Carry In Logic




## Smoothing Caps




## Operand Multiplexer



## Full Adder w/ Carry



## Logic Power



ADD / SUB / ADC / SBB / INC / DEC

Sheet: /  
File: Arithmetic.kicad\_sch

**Title: Arithmetic Module**


Size: A3 Date:  
KiCad E.D.A. kicad (6.0.0-0)

Rev: 3  
Id: 1/1


# Clock

Adjustable frequency driven by a full can crystal.  
Toggle Mode from Auto to Manual Pulse.


## Smoothing / Decoupling Capacitors




## Manual Set Freq




## 3bit Frequency Register




## Connections



## LED Indicators




## Manual Step




## Crystal w/ Clock Dividers

The CD4060 chip's provide various outputs that are fed into a multiplexer to switch between different frequencies



## Multiplexer and Selector w/ Halt



Programmable with Manual Step  
theWickedWebDev/8-bit-computer

Sheet: /  
File: clockv2.kicad\_sch


**Title: Clock Module**

Size: User Date:  
KiCad E.D.A. kicad (6.0.0-0)


Rev: v2  
Id: 1/1

# ALU Conditional Jump Logic


## Jump and Conditional Jump MUX




## Connectors




## Pull U/D




## LED Indicators




## FINAL OR GATE FOR PC\_LOAD control line




### J 0000 Unconditional Jump




### JO 0101 Jump if OVERFLOW OF=1




JA / JNBE  
Jump if above  
Jump if not below or equal  
CF = 0 and ZF = 0




### JNO 0001 Jump if NOT OVERFLOW OF=0




### JE / JZ Jump if equal, Jump if zero ZF=1




JGE / JNL  
Jump if greater or equal  
Jump if not less  
SF = OF




### JNE / JNZ 0010 Jump if not equal Jump if not zero ZF=0




### JS 0110 Jump if SIGN SF=1




JG / JNLE  
Jump if greater  
Jump if not less or equal  
ZF = 0 and SF = OF




### JS 0011 Jump if NOT SIGN SF=0




### JB / JNAE / JC Jump if below Jump if not above or equal jump if Carry CF = 1




### JNB / JAE / JNC Jump if not below Jump if above or equal Jump if not carry CF=0




JBE / JNA  
Jump if below or equal  
Jump if not above  
CF = 1 or ZF = 1




JLE / JNG  
Jump if less or equal  
Jump if not greater  
ZF = 1 or SF <> OF



## Unused Logic Gates



## Logic Gates Power




# FLAGS REGISTER

LATCH\_FLAGS – A LOW signal will store the data asserted from the multiplexer into the Flags Register (FR)


- RESTORE: LOW, uses signals from ALU
- RESTORE: HIGH, uses signal asserted on data bus

FLAG\_OUT – Asserts the current flags statuses onto the Data bus, typically used to push it onto the stack to handle an ISR


## Connections



## Logic Gate Power




## Smoothing Caps




## Source Multiplexer


Flags come directly from ALU, or, from the flag/data bus to restore flags from the stack or another location




## REGISTER




## Bus Connection




## Zero



## OVERFLOW



## Leds



For storing and asserting current flag statuses from ALU  
**theWickedWebDev/8-Bit-Computer**

Sheet: /  
File: Flags Register.kicad\_sch


**Title: Flags Register**

Size: User      Date: 2022-01-03  
KiCad E.D.A.    kicad (6.0.0-0)


**Rev: 3**  
Id: 1/1

# Interrupt Handler


## Connections




## PULL UPS




## Smoothing Caps




## LED Indicators




## Initial Clock Division




## Freq. Division Register




## Counter




## I/O Interrupt Flip/Flops



## Set & Reset Int Request Flip/Flop



## Logic Gate Power



Sheet: /  
File: interrupts.kicad\_sch

**Title:**

Size: A4  
KiCad E.D.A. kicad (6.0.0-0)


Date:

**Rev:**


Id: 1/1

# 8bit Logic Gate

## Connectors




## Logic Gate




## Smoothing Cap




## Output Buffer



## Logic Gate Power



## LED Indicators



Sheet: /

File: Modules.kicad\_sch

**Title: 8bit Logic Gate (ALU)**

Size: A5

Date:

KiCad E.D.A. kicad (6.0.0-0)

Rev: 3

Id: 1/1



# Memory Module

Provides 992K Of RAM and 32K Of ROM. Address space from \$0:\$7fff is reserved from ROM and \$8000:\$ffff is reserved for RAM.













The code segment (CS) and the data segment(DS) registers should be initialized at the start of your program.

Setting  $\overline{DS\_IN}$  or  $\overline{CS\_IN}$  low will latch the value presented on the data bus into the corresponding segment register.

A HIGH signal on the WE line will write to RAM as long as the address provided falls into a valid RAM address.

A LOW signal on the  $\overline{OE}$  line will assert the contents at the specified address out onto the data bus.

MODE selects which segment to use, Code or Data. A HIGH signal will retrieve DATA back from memory by using the DS, whereas a LOW signal will return back CODE





## CONTROL WORD HIGH BYTE

```

11xxxxxx - Assertions NOOP
00xx0000 - Assert A
00xx0001 - Assert C
00xx0010 - Assert D
00xx0011 - Assert E
00xx0100 - Assert Scratch 1
00xx0101 - Assert Scratch 2
00xx0110 - Assert Output 1
00xx0111 - Assert Output 2
00xx0000 - Assert Output 3
00xx1001 - Assert TX LSB
00xx0110 - Assert TX MSB
00xx1011 -      **** unused active low
00xx1100 -      **** unused active low
00xx1101 -      **** unused active low
00xx1110 -      **** unused active low
00xx1111 -      **** unused active low

```

```
01xxx000 - Assert F
01xxx001 - Assert G
01xxx010 - Assert S3
01xxx011 - Assert S4
01xxx100 - Assert TX
01xxx101 - Assert rr onto 16bit bus**-
01xxx110 - Assert rr onto 16bit bus**-
01xxx111 - **** unused active low
```

```

01000101 - Assert Aonto 16bit bus
01001101 - Assert C onto 16bit bus
01010101 - Assert D onto 16bit bus
01011101 - Assert E onto 16bit bus
01100101 - Assert S1 onto 16bit bus
01101101 - Assert S2 onto 16bit bus
01110101 - ****unused r => 16bit LSB
01111101 - ****unused r => 16bit LSB


```

```

010001110 - Assert AC onto 16bit bus
010011110 - Assert CD onto 16bit bus
010101110 - Assert DE onto 16bit bus
010111110 - ****unused rr => 16bit (Assert E onto 16bit bus)
101000110 - Assert SS onto 16bit bus
101101110 - ****unused rr => 16bit (Assert S2 onto 16bit bus)
111011110 - Assert A onto MSB of 16bit bus
111111110 - Assert S1 onto MSB of 16bit bus

```

Unused Range: 0x80–0xff




Output

28	B5.01
27	B5.02
26	B5.03
25	WS.51
24	LS.51
23	B5.51
22	WS.52
21	LS.52
20	B5.52
19	WS.A
18	LS.A
17	B5.A
16	WS.C
15	LS.C
14	B5.C
13	MS.D
12	LS.D
11	B5.D
10	WS.E
9	LS.E
8	B5.E
7	BO.G
6	BO.F
5	BO.54
4	BO.53
3	TX ASSERT
2	TX ASSERT MSB MAIN
1	TX ASSERT LSB MAIN

The diagram illustrates a 4-bit parallel adder circuit. It consists of two main components: a 74LS32 (OR gate) and a 74LS04 (inverter). The 74LS32 is used to implement the carry-in logic, and the 74LS04 is used to invert the carry-in signal. The circuit takes four 4-bit inputs (A, B, C, D) and produces four 4-bit outputs (Y, Z, W, V). The carry-in signal is provided by a 4-bit input (E, F, G, H). The circuit is implemented using two 74LS32 chips and one 74LS04 chip. The 74LS32 chips are labeled U4B and U4C, and the 74LS04 chip is labeled U3E. The 74LS04 chip is also labeled U3F. The circuit is powered by a 5V supply (VCC) and a ground (GND).


Active LOWs



**Title:**


Rev:  
Id: 1/1

# 8bit General Purpose Register




## 8bit Register

This will latch in data from the Data BUS with the rising edge of the clock and a HIGH signal on EN line




## Non Inverting Buffer

When BUS\_OUT is set LOW, this register will assert its value out onto the DATA BUS




## Non Inverting Buffer

When LSB\_OUT is set LOW, this register will assert its value out onto the LSB BUS




## Non Inverting Buffer

When MSB\_OUT is set LOW, this register will assert its value out onto the MSB BUS




## Connections



## AND Gate

Used to Enable the Register along with the Clock Pulse



## LED Indicators

Stores a byte of data and asserts it to two different busses.

MSB\_OUT LSB\_OUT BUS\_OUT EN CLK

0	1	1	1	x	- Outputs to MSB of Address Bus
1	0	1	1	x	- Outputs to LSB of Address Bus
1	1	0	1	x	- Outputs to Data Bus
1	1	1	0	/	- Latches Data
1	1	1	1	x	- Noop

1 - HIGH  
0 - LOW  
x - Dont care  
/ - Rising Edge

Sheet: /  
File: smd-register-array.kicad\_sch

## Title: 8bit General Purpose Register

Size: A4 Date: 2021-08-02

KiCad E.D.A. kicad (6.0.0-0)

Rev: 3

Id: 1/1

# TRANSFER REGISTER(TX)

This module allows the transfer of data between the 16bit and 8bit busses/registers

SEL	LSB	MSB	
H	L	H	- Latch Bus Data into TX_LSB
H	H	L	- Latch Bus Data into TX_MSB
L	L	H	- Latch Address LSB Data into TX_LSB
L	H	L	- Latch Address MSB Data into TX_MSB
L	L	L	- Latch Address into TX

ASSERT\_LSB\_MAIN - TX\_LSB => Data Bus  
ASSERT\_MSB\_MAIN - TX\_MSB => Data Bus  
ASSERT\_ADDRESS - TX => Address Bus

