


INTERRUPT REQUEST HANDLER


Connections















IRQ_MASK_WRITE and IRQ_HANDLER_WRITE must both be LOW to latch



IRQ Example Assembly Interrupt Vector Table IRQPORT: 0x0 IRQMASKPORT: 0x1 \$0:00f0: IRQ0 \$0:00f0: IRQ0 \$0:00f1: IRQ1 \$0:00f2: IRQ2 \$0:00f3: IRQ3 \$0:00f4: IRQ4 \$0:00f5: IRQ5 SETUP_IRQ: # Enables two IREQs OUT IRQMASKPORT, 0b0111111 # Sets priority level to all OUT IRQPORT, 0x8 \$0:00f6: IRQ6


Interrupt Latch

This latch ensures that when a port address is read, it is synchonrous with the clock, in case there is a change in interrupts at the same moment,which would cause an incorrect ISR to be run




Disables Interrupts via Masks





8-to-3 Priority Decoder Active LOW (inputs & outputs) 74LS148 EN_IRQ0 10 50 <u>9</u> AI0 EN_IRQ1_11 EN_IRQ2 12 FN_IRQ3 13 EN_IRQ4 1 U6 EN_IRQ5 GS 014 E0 015 × EN_IRQ6_3 EN IRQ7 4 GND (



IREQ's are OR'ed with the

If either of these are HIGH then then that interrupt is disabled/inactive

MASK LOGIC

Active LOW IRQn Active HIGH MASKn

IRQ7 - Highest Priority IRQ0 - Lowest Priority

PRIORITY LOGIC

If the curent Interrupt address from the Priority Decoder output has a priority higher than the Priority Level, then an IREQ is triggered

Priority Examples

- A value of 8 written to the priority latch will enable all interrupts.
 A value of 5 written to the priority latch will enable (IRO IRQ4, IRQ5 IRQ7 will be disabled.
 A value of 3 written to the priority latch will enable (IRO IRQ2, IRQ3 IRQ7 will be disabled.
 A value of 0 written to the priority latch will disable all interrupts.

Pinout Description

 $\overline{\text{IREQ}}$ — (output) Signals to the CPU there is an interrupt

WRITE — (input) Trigers a latch on a register. Used in conjunction with INT_PORT_REQ and either PORT_HNDLR_EN or IRQ_MASK_WRITE

READ – (input) Triggers a latch on the Interrupt Port Register and asserts its value onto the bus. Only when PORT_HNDLR_EN is LOW.

ADDR[4,5] - (input) Used to select Mask or Priority registers

INT_PORT_EN - (input) Enable all functionality on LOW signal

w/ Priority Level Register & Mask Register

theWickedWebDev/8-bit-computer

File: new-interrupt-handler.kicad_sch

Title: Interrnt Request Handler Module

Title: Interrpt Request Handler Module		
Size: User	Date: 2022-02-10	Rev: v6
KiCad E.D.A. ee	schema (6.0.0-0)	ld: 1/1