

theWickedWebDev/8-bit-computer

Trilobyte CPU

User Manual v0.1

Special Thanks

Objective

Table of Contents

Block Diagrams

Hardware

Architectural Overview

Instruction

Current Instruction

This is an 8-bit register who gets its value from either memory data bus, or the data 8-bit bus. It stores the current instruction that was loaded. Unless an interrupt routine is actively running, this is the instruction currently being executed.

The input of the instruction register has three potential values: a hardwired `reset vector`, an `interrupt request vector` or from the `memory data bus`.

The `reset` or `interrupt request` addresses can only be asserted when there is an active `interrupt` or the `reset` line was pulled low, in addition to the `step zero flag (sz)` is set. Otherwise, the instruction register will load its value from the `memory data bus`.

Reset & Interrupt Request Vectors

Vector Name	Address	Description
Reset Handler	0xFE	Loaded into the instruction register which then runs the reset sequence.
Interrupt Request Handler	0xFF	Loaded into the instruction register which then runs the interrupt request handler sequence.

Step Counter

The step counter is a 4-bit counter register that counts up by 1 on every off-clock (low clock). It's value is asserted directly into the lower 4 bits of address space on the microcode eeproms. It is used to step through each operation of a given instruction. An instruction can have up to 16 different steps before looping back around again. The last step should trigger a valid reset step counter signal. This allows the CPU to move onto the next instruction without having to execute NOP's for the remaining unused steps.

Step Zero Flag

This is active when the current value of the step counter equals 0x0. This is only used to allow one of the vector addresses to be conditionally loaded.

Instruction Decoder

Microcode

Microcode is stored on two separate EEPROMs. Both of them share the same address, like 8x2 or a 16-bit control word.

The following schema is how the micro-opcode address is constructed:

Microcode EEPROM Address											
11	10	9	8	7	6	5	4	3	2	1	0
INSTRUCTION (8-bits)								STEP (4-bits)			

Microcode Decode Logic

Micro-opcodes

The following control words describe operations that are performed while executing instructions. Each step in every instruction consists of a pair of control words. One from the read group and one from the write group. Together they form a 16-bit control word. There are also special control words that can be added onto their given group at the same time. For example, in the read group you can reset the step counter and assert the C register to the data bus at the same time.

READs			WRITEs		
	Description	μ		Description	μ
NOP	No operation	0x0	NOP	No operation	0x0
CO	Assert <u>C</u> register to data bus	0x1	CI	Load <u>C</u> register from data bus	0x1
DO	Assert <u>D</u> register to data bus	0x2	DI	Load <u>D</u> register from data bus	0x2
S1O	Assert <u>Scratch1</u> register to data bus	0x3	S1I	Load <u>Scratch1</u> register from data bus	0x3
S2O	Assert <u>Scratch2</u> register to data bus	0x4	S2I	Load <u>Scratch2</u> register from data bus	0x4
S1S2O	Assert <u>Scratch1</u> to MSB of address bus and <u>Scratch2</u> to LSB of address bus	0x5	FI	Load <u>F</u> register from address bus	0x5
FO	Assert <u>F</u> register to the address bus	0x6	S3I	Load <u>Scratch3</u> register from address bus	0x6
S3O	Assert <u>Scratch3</u> to the address bus	0x7	AI	Load <u>Accumulator</u> from data bus	0x10
S3LO	Assert LSB of <u>Scratch3</u> to the data bus	0x8	BI	Load <u>Operand</u> from data bus	0x11
S3HO	Assert MSB of <u>Scratch3</u> to the data bus	0x9	MARI	Load <u>memory address register</u> from address bus	0x12
nc	Not connected	0xA	CSI	Load <u>code segment register</u> from lower 4-bits of the data bus	0x13
nc	Not connected	0xB	DSI	Load <u>data segment register</u> from the lower 4-bits of the data bus	0x14

nc	Not connected	0xC		SSI	Load <u>stack segment register</u> from the lower 4-bits of the data bus	0x15
nc	Not connected	0xD		MDI	Write <u>data</u> to memory from the data bus	0x16
nc	Not connected	0xE		MSI	Write to the <u>stack</u> from the data bus	0x17
nc	Not connected	0xF		FLGI	Load <u>flags register</u> from the ALU	0x18
MCO	Assert <u>code memory</u> to data bus	0x10		RFLG	Loads <u>flags register</u> from the lower 4-bits of the data bus	0x19
MDO	Assert <u>data memory</u> to data bus	0x11		IQPRI	Loads the <u>interrupt priority register</u> from the data bus	0x1a
MSO	Assert <u>stack memory</u> to data bus	0x12		IQMKI	Loads the <u>interrupt mask register</u> from the data bus	0x1b
CSO	Assert <u>code segment</u> to lower 5 bits of the data bus	0x13		IOI	Write a byte of data to an <u>input</u> device	0x1c
DSO	Assert <u>data segment</u> to lower 5 bits of the data bus	0x14		IOMI	Write a byte of memory to a <u>cartridge</u>	0x1d
SSO	Assert <u>stack segment</u> to lower 5 bits of the data bus	0x15		nc	Not connected	0x1e
PCO	Assert <u>program counter</u> to the address bus	0x16		nc	Not connected	0x1f
SPO	Assert <u>stack pointer</u> to the address bus	0x17		IRI	Loads <u>instruction register</u> with the value presented on the data bus	0x20
FLGO	Assert <u>flags</u> to the lower 4-bits of the data bus	0x18		PCI	Loads the <u>program counter</u> from the address bus	0x21
IOO	Read and assert a byte of data from an <u>IO Device</u> to the data bus	0x19		DECPC	Decrements the <u>program counter</u>	0x22
IOMO	Read and assert a byte of data from a <u>cartridge</u> onto the data bus	0x1a		SPI	Loads the <u>stack pointer</u> from the address bus	0x23
IRQO	Reads <u>IRQ port</u> to the lower 7-bits of the data bus	0x1b		DECSP	Decrements the <u>stack pointer</u>	0x24
S4O	Asserts <u>Scratch4</u> register onto the address bus	0x1c		INCSP	Increments the <u>stack pointer</u>	0x25
S4L	Asserts the LSB of the <u>Scratch4</u> register onto the address bus	0x1d		S4I	Loads <u>Scratch4</u> register from the address bus	0x26

S4H	Asserts the MSB of the <u>Scratch4</u> register onto the address bus	0x1e		DISPI	Loads <u>displacement register</u> from the address bus	0x27
nc	Not connected	0x1f		nc	Not connected	0x28
AO	Asserts the <u>accumulator</u> onto the data bus	0x20		nc	Not connected	0x29
ADD	Performs an <u>add</u> with the accumulator and operand, and then asserts result onto the data bus	0x21		nc	Not connected	0x2a
ADC	Performs an <u>add with carry</u> with the accumulator and operand, and then asserts result onto the data bus	0x22		nc	Not connected	0x2b
SUB	Performs a <u>subtract</u> with the accumulator and operand, and then asserts result onto the data bus	0x23		nc	Not connected	0x2c
SBB	Performs a <u>subtract with borrow</u> with the accumulator and operand, and then asserts result onto the data bus	0x24		nc	Not connected	0x2d
INC	Increment the <u>accumulator</u> and asserts result onto the data bus	0x25		nc	Not connected	0x2e
DEC	Decrement the <u>accumulator</u> and asserts result onto the data bus	0x26		nc	Not connected	0x2f
AND	<u>ANDs</u> the accumulator with the operand register and asserts the result onto the data bus	0x27		JP	Jump	0x30
OR	<u>ORs</u> the accumulator with the operand register and asserts the result onto the data bus	0x28		JLE	Jump if less than or equal to	0x31
XOR	<u>XORs</u> the accumulator with the operand register and asserts the result onto the data bus	0x29		JNG	Jump if not greater than	0x31
SHL	<u>Shifts the accumulator left</u> on the accumulator by one place and asserts the result onto the data bus	0x2a		JG	Jump if greater than	0x32
SHR	<u>Shifts the accumulator right</u> on the accumulator by	0x2b		JNLE	Jump if not less than or equal to	0x32

	one place and asserts the result onto the data bus				
ASL	Performs an <u>arithmetic shift left</u> on the accumulator by one place and asserts result onto the data bus	0x2c	JGE	Jump if greater than or equal	0x33
ASR	Performs an <u>arithmetic shift right</u> on the accumulator by one place and asserts result onto the data bus	0x2d	JNL	Jump if not less than	0x33
ROR	<u>Rotates the accumulator right</u> by one place and asserts the result onto the data bus	0x2e	JL	Jump if less than	0x34
ROL	<u>Rotates the accumulator left</u> by one place and asserts the result onto the data bus	0x2f	JNGE	Jump if not greater than or equal to	0x34
NOT	<u>Inverts the accumulator</u> and asserts value onto the data bus	0x30	JA	Jump if above	0x35
NADD	Asserts an <u>inverted add</u> result onto the data bus	0x31	JNBE	Jump if not below or equal to	0x35
NADC	Asserts an <u>inverted add with carry</u> result onto the data bus	0x32	JBE	Jump if below or equal to	0x36
NSUB	Asserts an <u>inverted subtract</u> result onto the data bus	0x33	JNA	Jump if not above	0x36
NSBB	Asserts an <u>inverted subtract with borrow</u> result onto the data bus	0x34	JNB	Jump if not below	0x37
NINC	<u>Increments</u> the accumulator and asserts an <u>inverted</u> result onto the data bus	0x35	JAE	Jump if above or equal to	0x37
NDEC	<u>Decrements</u> the accumulator and asserts an <u>inverted</u> result onto the data bus	0x36	JNC	Jump if not carry	0x37
NAND	<u>NANDs</u> the accumulator with the operand register and asserts the result onto the data bus	0x37	JB	Jump if below	0x38
NOR	<u>NORs</u> the accumulator with the operand register and asserts the result onto the data bus	0x38	JNAE	Jump if not above or equal to	0x38

XNOR	<u>XNORs</u> the accumulator with the operand register and asserts the result onto the data bus	0x39	JC	Jump if carry	0x38
NSHL	<u>Shifts the accumulator left</u> on the accumulator by one place and asserts the <u>inverted</u> result onto the data bus	0x3a	JNE	Jump if not equal to	0x39
NSHR	<u>Shifts the accumulator right</u> on the accumulator by one place and asserts the <u>inverted</u> result onto the data bus	0x3b	JNZ	Jump if not zero	0x39
NASL	Performs an <u>arithmetic shift left</u> on the accumulator by one place and asserts an <u>inverted</u> result onto the data bus	0x3c	JE	Jump if equal to	0x3a
NASR	Performs an <u>arithmetic shift right</u> on the accumulator by one place and asserts an <u>inverted</u> result onto the data bus	0x3d	JZ	Jump if zero	0x3a
NROR	<u>Rotates the accumulator right</u> by one place and asserts an <u>inverted</u> result onto the data bus	0x3e	JNS	Jump if not sign	0x3b
NROL	<u>Rotates the accumulator left</u> by one place and asserts an <u>inverted</u> result onto the data bus	0x3f	JS	Jump if sign	0x3c
			JNO	Jump if not overflow	0x3d
			JO	Jump if overflow	0x3e
			nc	Not connected	0x3f
Special Function			Special Function		
OFST	Enable offset	0x40	INCPC	Increment program counter	0x40
RSTSP	Reset Step Counter	0x80	nc	Not connected	0x80
nc	Not connected	0xc0	RST	Software reset	0xc0

General Purpose Registers

The Trilobyte CPU contains two 8-bit general-purpose registers and one 16-bit general-purpose counter register that are available for user control. The GPR module itself contains an additional two 8-bit scratch registers and one 16-bit scratch register.

Name	Size	Visibility	Mnemonic
C	8-bit	<u>Public</u>	r, r8
D	8-bit	<u>Public</u>	r, r8
F	16-bit	<u>Public</u>	r16
S1	8-bit	Private	r, r8
S2	8-bit	Private	r, r8
S3	16-bit	Private	r16

- **C, D**: Loads and asserts data from/to the 8-bit data bus
- **F**: Loads and asserts data from/to the 16-bit data bus
- **S1**: Loads and asserts data from/to the 8-bit data bus, as well as, asserts its data to the LSB of the 16-bit address bus. **S2**: Loads and asserts data from/to the 8-bit data bus, as well as, asserts its data to the MSB of the 16-bit address bus.
- **S3**: Loads and asserts data from/to the 16-bit data bus, as well as, asserts its MSB, or LSB to the 8-bit data bus.

GPR Load & Assert Controls

Description	[C0..C6] (Read_Write)	C7	Opcode
Reset / Load ALI	0000_000	0	0x0
Load C	0000_001	1	0x81
Load D	0000_010	1	0x82
Load S1	0000_011	1	0x83
Load S2	0000_100	1	0x84
Load F	0000_101	1	0x85
Load S3	0000_110	1	0x86
Assert C	0001_000	1	0x88
Assert D	0010_000	1	0x90
Assert S1	0011_000	1	0x98
Assert S2	0100_000	1	0xa0
Assert S1S2	0101_000	1	0xa8
Assert F	0110_000	1	0xb0

Assert S3	0111_000	1	0xb8
Assert S3L	1000_000	1	0xc0
Assert S3H	1001_000	1	0xc8
MOV C, D	0010_001	1	0x91
MOV C, S1	0011_001	1	0x99
MOV C, S2	0100_001	1	0xa1
MOV C, S3L	1000_001	1	0xc1
MOV C, S3H	1001_001	1	0xc9
MOV D, C	0001_010	1	0x8a
MOV D, S1	0011_010	1	0x9a
MOV D, S2	0100_010	1	0xa2
MOV D, S3L	1000_010	1	0xc2
MOV D, S3H	1001_010	1	0xca
MOV S1, C	0001_011	1	0x8b
MOV S1, D	0010_011	1	0x9a
MOV S1, S2	0100_011	1	0x93

MOV S1, S3L	1000_011	1	0xc3
MOV S1, S3H	1001_011	1	0xcb
MOV S2, C	0001_100	1	0x8c
MOV S2, D	0010_100	1	0x94
MOV S2, S1	0011_100	1	0x9c
MOV S2, S3L	1000_100	1	0xc4
MOV S2, S3H	1001_100	1	0xcc
MOV F, S3	01111_101	1	0xbd
MOV F, S1S2	0101_101	1	0xad
MOV S3, F	0110_110	1	0xb6
MOV S3, S1S2	0101_110	1	0xae

General Purpose Registers

Vcc Gnd CP C7 C6 C5 C4 C3 C2 C1 C0
— Read — — Write —

74HC138 74HC00 74HC00 74HC138 74HC138

74H574 74H574 74H574
C1 C2 C5
C Register (8)
D Register (8)
S1 Register (8)
S2 Register (8)
S1S2 Register (16)
F Register (16)
S3 Register (16)

74H574 74H574 74H574
C6 C3


74H574 74HC245 74HC245 74HC245 74HC245
C8

74H574 74HC245 74HC245 74HC245 74HC245
C4 C7

B0 B1 B2 B3 B4 B5 B6 B7 A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15

GENERAL PURPOSE REGISTER ARRAY

8bit & 16bit C8, D8, S18, S28, S1S216, F16, S316



Special Purpose Registers

Program Counter

Stack Pointer

Memory Segment Registers

Code Segment Register (CS)

Data Segment Register (DS)

Stack Segment Register (SS)

Flags Register

Bit Order on Data Bus

BIT 3	BIT 2	BIT 1	BIT 0
Zero (ZF)	Overflow (OF)	Sign (SF)	Carry (CF)

- **Flags Out** – Asserts the flags register onto the data bus.
- **Flags In** – Latches the flag's register with calculated values based on the ALU function's result. This is active for all ALU functions except CMP and TST
- **Restore Flags** – Used in conjunction with Flags In, this will latch the register with values asserted on the data bus. This is normally used when returning from an interrupt and popping the flags off of the stack.

Flags Register Truth Table

Flags Out	Flags In	Restore Flags	Description
1	1	n.c.	NOP
0	1	n.c.	Assert Flags to Data Bus
1	0	0	Latch flags from ALU. Used with mostly all ALU functions.
1	0	1	Latches/Restores flag data from the 8-bit data bus. Normally used while returning from an interrupt.

Interrupt Registers

Interrupt Mask Register

Interrupt Priority Register

Offset/Displacement Register

Timer Reload Registers

Arithmetic Logic Unit

This portion of the CPU is responsible for all of the arithmetic, logic, and boolean functionality. It also includes a flags register as well as a conditional jump logic module. Internally it uses the A and B data buses to move local data around. It is also connected to the main 8-bit data bus to transfer values to the accumulator and operand registers as well as output the result of the given function. It is also used to restore the flags register during an interrupt return instruction

Functions

Function	Description	Flags Affected	Control
PASS A	Outputs the accumulator(A) to the data bus		0x20
INC	Increment, $A + 1$	CF, SF, OF, ZF	0x25
DEC	Decrement, $A - 1$	CF, SF, OF, ZF	0x26
ADD	Addition, $A + B$	CF, SF, OF, ZF	0x21
ADC	Addition w/ Carry, $A + B + \text{Carry Flag}$	CF, SF, OF, ZF	0x22
SUB	Subtract, $A - B$	CF, SF, OF, ZF	0x23
SBB	Subtract w/ Carry, $A - B - \text{Carry Flag}$	CF, SF, OF, ZF	0x24
NOT	Invert A, $\sim A$		0x30
AND	Boolean AND, $A \& B$	SF, ZF, OF: Cleared, CF: Cleared	0x27
NAND	Boolean NAND, $\sim(A \& B)$	SF, ZF, OF: Cleared, CF: Cleared	0x35

OR	Boolean OR, $A \mid B$	SF, ZF, OF: Cleared, CF: Cleared	0x28
NOR	Boolean NOR, $\sim(A \mid B)$	SF, ZF, OF: Cleared, CF: Cleared	0x38
XOR	Boolean XOR, $A \wedge B$	SF, ZF, OF: Cleared, CF: Cleared	0x29
XNOR	Boolean XNOR, $\sim(A \wedge B)$	SF, ZF, OF: Cleared, CF: Cleared	0x39
SHL	Shift Left, $A \ll 1$	CF: Bit shifted out, SF, ZF, OF	0x2a
SHR	Shift Right, $A \gg 1$	CF: Bit shifted out, SF, ZF, OF	0x2b
ASL	Signed Arithmetic Shift Left, $A * 2$	CF: Bit shifted out, SF, ZF, OF	0x2c
ASR	Signed Arithmetic Shift Right, $A / 2$	CF: Bit shifted out, SF, ZF, OF	0x2d
ROR	Rotate Right	CF: Bit shifted out, SF, ZF, OF	0x2e
ROL	Rotate Left	CF: Bit shifted out, SF, ZF, OF	0x2f
CMP	Compare, same as SUB but does not latch Flags		0x23*
TST	Test, same as AND but does not latch Flags		0x27*

Accumulator and Operand Registers

- **Latch Accumulator** – Loads the value present on the data bus into the Accumulator (A) Register to be used by the various ALU functions.
- **Latch Operand** – Loads the value present on the data bus into the Operand (B) Register to be used by the various ALU functions.

Arithmetic Module

This module is built with two 4-bit Full Adders to perform addition on two 8-bit values. It uses two's-complement for Subtraction by XOR'ing the operand (B) with 1 and adding 1. It also has the ability to increment or decrement the accumulator.

Arithmetic Control Truth Table

Instruction	Mux	Two's Comp	Carry In
$A + B$	0	0	0
$A - B$	0	1	1
$A + B + \text{Carry}$	0	0	Carry Flag Value
$A - B - \text{Carry}$	0	1	Carry Flag Value
$\text{INC } (A + 1)$	1	1	1
$\text{DEC } (A - 1)$	1	0	0

Arithmetic Examples

Function	A	B	CF	Result
ADD	0b0011	0b0001	n.c.	0b0100
ADC	0b0011	0b0001	1	0b0101

SUB	0b0011	0b0001	n.c.	0b0010
SBB	0b0011	0b0001	1	0b0001
INC	0b0011	n.c.	n.c.	0b0100
DEC	0b0011	n.c.	n.c.	0b0010

Logic Gate Module

This module is responsible for executing logical bitwise operations. It contains only the AND, OR, and NOR functions. To achieve NAND, NOR, and XNOR the result is inverted at the ALU control unit.

Logic Gate Examples

Function	A	B	Result
AND	0b0101	0b0011	0b0001
NAND*	0b0101	0b0011	0b1110
OR	0b0101	0b0011	0b0111
NOR*	0b0101	0b0011	0b1000
XOR	0b0101	0b0011	0b0110
XNOR*	0b0101	0b0011	0b1001

Logic Gate Examples

*1 – Uses same function, however, the invert control bit is set to active. ie. and => nand

Shift & Rotate Module

This module provides the ability to shift bits to the left or right. Can be done logically or arithmetically. The logical shift is unsigned (ignores MSB), whereas Arithmetic Shift is signed, and maintains the most significant bit. This is the equivalent of multiplying/dividing by 2.

Shift & Rotate Truth Table

Function	Shift Right	Shift Left	Rotate	Arithmetic
SHL	1	0	1	1
SHR	0	1	1	1
ASL	1	0	1	0
ASR	0	1	1	0
ROR	0	1	0	1
ROL	1	0	0	1

Shift & Rotate Examples

Function	Operand	Result
SHL	0b10001001	0b00010010
SHR	0b10001001	0b01000100
ASL	0b10001001	0b10010010
ASR	0b10001001	0b11000100
ROR	0b10001001	0b11000100
ROL	0b10001001	0b00010011

Conditional Jump Logic

This module provides all of the conditions for calculating jumps based on ALU Flags. It uses a 4-bit control bus with enable, which is connected to the main CPU's microcode control logic, the ALU flags and outputs a single control line which is LOW if a jump is active.


Mnemonic	Description	Flags	Control
jp	Jump	n/a	0x0
jle / jng	Jump if Less Than or Equal / Jump Not Greater	ZF = 1 or SF <> OF	0x1
jg / jnle	Jump if Greater / Jump if Not Less Than or Equal	ZF = 0 and SF = OF	0x2
jge / jnl	Jump if Greater Than or Equal / Jump if Not Lower	SF = OF	0x3

j1 / jnge	Jump if Less Than / Jump if Not Greater Than or Equal	SF <> OF	0x4
ja / jnbe	Jump if Above / Jump if Not Below	CF = 0 and ZF = 0	0x5
jbe / jna	Jump if Below / Jump if Not Above	CF = 1 or ZF = 1	0x6
jnb / jae / jnc	Jump if not below / Jump if above or equal / Jump if not carry	CF = 0	0x7
jb / jnae / jc	Jump if below / Jump if not above or equal / Jump if carry	CF = 1	0x8
jne / jnz	Jump if not equal / Jump if not zero	ZF = 0	0x9
je / jz	Jump if equal / Jump if zero	ZF = 1	0xa
jns	Jump if not sign	SF = 0	0xb
js	Jump if sign	SF = 1	0xc
jno	Jump if not overflow	OF = 0	0xd
jo	Jump if overflow	OF = 1	0xe


ALU Control Module

A + 1 AND SHL
A - 1 NAND SHR
A + B OR ASL
A - B NOR ASR
A XOR ROR
NOT A XNOR ROL


Connections




Logic Power




ACCUMULATOR (A)




OPERAND (B)




FUNCTION MULTIPLEXER




ALU OUTPUT




INVERTED ALU OUTPUT




PASS A




Enable and Invert Control



Unused



Smoothing Caps



Sheet: /
File: Control_Land_Output.kicad_sch

Title:

Size: User Date:
KiCad E.D.A. eeschema (6.0.0-0)

Rev:

Id: 1/1

Arithmetic Module

8bit Arithmetic Module provides
ADD, ADC, SUB, SBB, INC, DEC

DEC A: MUX_SEL: 1, TC: 0, CI: 0

A - B: MUX_SEL: 0, TC: 1, CI: 1


A + B: MUX_SEL: 0, TC: 0, CI: 0

INC A: MUX_SEL: 1, TC: 1, CI: 1


A - B - Ci: MUX_SEL: 0, TC: 1, CI: ?

A + B + Cf: MUX_SEL: 0, TC: 0, CI: ?


Connectors




Smoothing Caps




Arithmetic Carry In Logic




Operand Multiplexer



Full Adder w/ Carry



Logic Power



ADD / SUB / ADC / SBB / INC / DEC

Sheet: /

File: Arithmetic.kicad_sch

Title: Arithmetic Module

Size: User

Date:

KiCad E.D.A. kicad (6.0.0-0)


Rev: 3

Id: 1/1


Shift & Rotate Module

Logical / Arithmetic


Conections




Cap's




Logic Power




Pull U/D




MAKE ACTIVE LOWS




SHIFT LEFT



SHIFT RIGHT



CARRY OUT LOGIC



Rotate Enable / Carry Out

theWickedWebDev/8-bit-computer

Sheet: /

File: Shifter-v6.kicad_sch

Title: Arithmetic & Logical Shifter Module

Size: A4 Date: 2022-01-16


KiCad E.D.A. kicad (6.0.0-0)

Rev: 4


Id: 1/1

8bit Logic Gate

Connectors




Logic Gate




Smoothing Cap




Output Buffer



Logic Gate Power



LED Indicators



Sheet: /

File: Modules.kicad_sch

Title: 8bit Logic Gate (ALU)

Size: A5

Date:


KiCad E.D.A. kicad (6.0.0-0)

Rev: 3


Id: 1/1

ALU Conditional Jump Logic


Jump and Conditional Jump MUX




Connectors




Pull U/D




LED Indicators




FINAL OR GATE FOR PC_LOAD control line




J 0000 Unconditional Jump



JO 0101 Jump if OVERFLOW OF=1




JA / JNBE
Jump if above
Jump if not below or equal
CF = 0 and ZF = 0




JNO 0001 Jump if NOT OVERFLOW OF=0




JE / JZ Jump if equal, Jump if zero ZF=1




JGE / JNL
Jump if greater or equal
Jump if not less
SF = OF




JNE / JNZ 0010 Jump if not equal Jump if not zero ZF=0




JS 0110 Jump if SIGN SF=1




JS 0011 Jump if NOT SIGN SF=0




JNB / JAE / JNC Jump if not below Jump if above or equal Jump if not carry CF=0




JB / JNAE / JC Jump if below Jump if not above or equal jump if Carry CF = 1




JG / JNLE
Jump if greater
Jump if not less or equal
ZF = 0 and SF = OF




JL / JNGE
Jump if less
Jump if not greater or equal
SF <> OF




JBE / JNA
Jump if below or equal
Jump if not above
CF = 1 or ZF = 1




JLE / JNG
Jump if less or equal
Jump if not greater
ZF = 1 or SF <> OF



Unused Logic Gates



Logic Gates Power




FLAGS REGISTER

LATCH_FLAGS – A LOW signal will store the data asserted from the multiplexer into the Flags Register (FR)


- RESTORE: LOW, uses signals from ALU
- RESTORE: HIGH, uses signal asserted on data bus

FLAG_OUT – Asserts the current flags statuses onto the Data bus, typically used to push it onto the stack to handle an ISR


Connections



Logic Gate Power




Smoothing Caps




Source Multiplexer


Flags come directly from ALU, or, from the flag/data bus to restore flags from the stack or another location




REGISTER




Bus Connection




Zero



OVERFLOW



Leds



For storing and asserting current flag statuses from ALU
theWickedWebDev/8-Bit-Computer

Sheet: /
File: Flags Register.kicad_sch

Title: **Flags Register**

Size: User Date: 2022-01-03
KiCad E.D.A. kicad (6.0.0-0)

Rev: **3**
Id: 1/1

Memory

The module provides the CPU with 2 megabytes of volatile memory and 32k of persistent EEPROM memory.

Note: The lower 32k of address space is not available to RAM, it is unreachable.

EEPROM (32k) - \$0000:\$7fff

This is the memory that is used on startup to start running the program.

Reserved Address Space

- \$0:0: Initial program code instruction called after reset/boot

Interrupt Vector Table (IVT)

- \$0:f0: IRQ0
- \$0:f1: IRQ1
- \$0:f2: IRQ2
- \$0:f3: IRQ3
- \$0:f4: IRQ4
- \$0:f5: IRQ5
- \$0:f6: IRQ6
- \$0:f7: IRQ7
- \$0:ff: Interrupt Service Routine (ISR)
- \$0:fe: Reset

RAM (2Mb) - \$8000:\$20000

Segments / Paged

Each segment register is 5-bits wide and allows the user to access the entire range of space in memory. 16-bits from the address bus and the additional 3-bits (+2 bits for decoding chip enables) to make a 19-bit address.

Each segment can latch data from the lower 5-bits of the data bus as well as assert its contents out.

Code Segment (CS)

This is active when fetching the next instruction. It is only changed by a far `jmp` instruction and cannot be manipulated by `mov`

Data Segment (DS)

This is active during any reads or writes to Memory (excluding program code). This can be set using `mov ds, 0xf`

Stack Segment (SS)

This is active when executing a `PUSH` or `POP` instruction to and from the stack. This can be set using `mov ss, 0xf`

MEMORY MODULE w/segments

ROM \$0000 - \$7FFF
RAM \$8000 - \$200000

32K ROM | 2M RAM

Contents of this module include the following:

- 16-bit Memory Address Register (MAR)
- Memory Segments: Data, Code, Stack segments (DS, CS, SS)
- EEPROM & RAM

ROM address space is 15bits wide
RAM address space is 19bits wide

Since there is only 16bits in the MAR for addressing, the following logic explains how chip are selected:


- If any segment is HIGH, or A15 is HIGH then EEPROM is disabled
- Otherwise, EEPROM is active and uses READ only
- The SEGMENT[0..2]'s are used to fill address space 16, 17, & 18
- SEGMENT[3,4] is decoded into 4 values and is used to target different RAM chips

Segment registers are loaded from the shared 8bit bus and can also be asserted back onto the BUS. A reason for asserting is so you can {push ds} onto the stack to store them during interrupts


Addressing Key:
S: SEGMENT[3,4]
s: SEGMENT[0..2]
a: MAR[0..15]

0b_SS_sss_aaaa_aaaa_aaaa_aaaa

Smoothing Caps




Logic Gate Power




EEPROM ENABLE LOGIC

If any of the following is HIGH
segment[0..4] or A16
Then EEPROM access is disabled




Memory Address Register




File: MAR.kicad_sch

Control Logic Active High/Lows




RAM SELECT LOGIC

If EEPROM is HIGH (disabled) then this MUX is enabled. It then uses SEGMENT[3,4] to choose a RAM enable line




Data Segments




File: data-segments.kicad_sch

EEPROM



File: EEPROM.kicad_sch

RAM Array




File: ram-array.kicad_sch

Segment Control

Address Bus

Mem Control

I/O Data Bus



RAM \$8000 - \$20000

ROM \$0000 - \$7fff

32K ROM | 2M RAM

Trilobyte - theWickedWebDev/8-bit-computer

Sheet: /

File: memory.kicad_sch

Title: Memory Module





Size: User Date: 2022-03-11

KiCad E.D.A. kicad (6.0.0-0)

Rev: 1.6

Id: 1/8

RAM Array Module



Sheet: /RAM Array/
File: ram-array.kicad_sch

Title:

Size: A4


Date:

KiCad E.D.A. kicad (6.0.0-0)


Rev:

Id: 2/8

MEMORY ADDRESS REGISTER



Smoothing Cap



Sheet: /Memory Address Register/
File: MAR.kicad_sch

Title:


Size: A5
KiCad E.D.A. kicad (6.0.0-0)

Date:

Rev:

Id: 3/8

EEPROM



Sheet: /EEPROM/
File: EEPROM.kicad_sch


Title:

Size: User Date:
KiCad E.D.A. kicad (6.0.0-0)

Rev:
Id: 4/8


Segments

Code Segment




File: segment-register.kicad_sch

Data Segment



File: segment-register.kicad_sch

Stack Segment



File: segment-register.kicad_sch

Sheet: /Data Segments/
File: data-segments.kicad_sch

Title:

Size: User





Date:

Rev:


KiCad E.D.A. kicad (6.0.0-0)

Id: 5/8

Segment Registers: Data, Code & Stack



LED Indicators



Sheet: /Data Segments/Data Segment/
File: segment-register.kicad_sch

Title:

Size: A5 Date:
KiCad E.D.A. kicad (6.0.0-0)

Rev:

Id: 6/8

Internal Clock

Interrupts

Timers

16x2 Character LCD

UART / Serial I/O

VGA

ADC - Analog to Digital Converter

DAC - Digital to Analog Converter

Software

Instruction Set

Opcode Table

Address Modes

Registers

Instruction List

Standard Instructions

Jump Instructions

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	NOP															
1	MOV A, C	MOV A, D	MOV A, (CD)	MOV A, imm	MOV A, mem	MOV F, AD	MOV F, AC	MOV F, CD	MOV F, imm ¹⁶	MOV DS, imm	MOV DS, mem	MOV DS, A				
2	MOV C, A	MOV C, D	MOV C, (AD)	MOV C, imm	MOV C, mem	MOV F, (AD)	MOV F, (AC)	MOV F, (CD)	MOV F, mem	MOV SS, imm	MOV SS, mem	MOV SS, A				
3	MOV D A	MOV D, C	MOV D, (AC)	MOV D, imm	MOV D, mem	MOV SP, imm16	MOV SP, F	MOV FLAGS, A	MOV FLAGS, imm	MOV FLAGS, (F)	MOV FLAGS, mem					
4	PUSH A	PUSH C	PUSH D	PUSH F	PUSH FLAGS	PUSH DS	PUSH SS	PUSH imm	PUSH imm ¹⁶							
5	POP A	POP C	POP D	POP F	POP FLAGS	POP DS	POP SS									
6	ADD A, C	ADD A, D	ADD A, imm	ADC A, C	ADC A, D	ADC A, imm	NOT A, A	SHLA	SHRA	CMP A, C	TEST A, C					
7	SUB A, C	SUB A, D	SUB A, imm	SBB A, C	SBB A, D	SBB A, imm	NOT A, C	ASLA	ASRA	CMP A, D	TEST A, D					
8	AND A, C	AND A, D	AND A, imm	NAND A, C	NAND A, D	NAND A, imm	NOT A, D	ROL A	ROR A	CMP A, imm	TEST A, imm					
9	ORA, C	ORA, D	ORA, imm	NOR A, C	NOR A, D	NOR A, imm	NOT A, mem	INCA	DECA	CMP A, mem	TEST A, mem					
A	XOR A, C	XOR A, D	XOR A, imm	XNOR A, C	XNOR A, D	XNOR A, imm										
B	JMP F	JMP imm16	JMP (F)	JMP D:F	JMP D:(F)	JMP imm4:imm16	JMP imm4:mem	CALL F	CALL (F)	CALL D:F	CALL D:(F)	CALL imm4:imm16	CALL imm4:mem	RET		
C	JNO F	JNE/JNZ F	JS F	JNB/JAE/JNC F	JO F	JE/JZ F	JS F	JB/JNAE/JC F	JA/JNBE F	JGE/JNL F	JG/JNLE F	JL/JNGE F	JBE/JNA F	JLE/JNG F		
D	JNO (F)	JNE/JNZ, (F)	JS (F)	JNB/JAE/JNC (F)	JO (F)	JE/JZ (F)	JS (F)	JB/JNAE/JC (F)	JA/JNBE (F)	JGE/JNL (F)	JG/JNLE (F)	JL/JNGE (F)	JBE/JNA (F)	JLE/JNG (F)		CLI imm
E	IN A, imm	IN A, C	IN A, D	OUT imm, imm	OUT imm, A	OUT imm, C	OUT imm, D									RTI
F	CIN A, imm	CIN A, C	CIN A, D	COUT imm, imm	COUT imm, A	COUT imm, C	COUT imm, D							HLT	RESET	IRQ

Microinstructions