


Arithmetic Module


8bit Arithmetic Module provides ADD, ADC, SUB, SBB, INC, DEC


DEC A: MUX_SEL: 1, TC: 0, CI: 0 A - B: MUX_SEL: 0, TC: 1, CI: 1


A + B: MUX_SEL: 0, TC: 0, CI: 0 INC A: MUX_SEL: 1, TC: 1, CI: 1


A - B - Ci: MUX_SEL: 0, TC: 1, Cl: ? A + B + Cf: MUX_SEL: 0, TC: 0, Cl: ?















ADD / SUB / ADC / SBB / INC / DEC


| Sheet: / | File: Arithmetic.kicad_sch


Title: Arithmetic Module Size: A3 Date: KiCad E.D.A. kicad (6.0.0-0


Clock


Adjustable frequency driven by a full can crystal. Toggle Mode from Auto to Manual Pulse.





















Programable with Manual Step
theWickedWebDev/8-bit-computer

Sheet: /
File: clockv2.kicad_sch

Title: Clock Module

Size: User Date: Rev: v2
KiCad E.D.A. kicad (6.0.0-0) Id: 1/1

ALU Conditional Jump Logic




FLAGS REGISTER


 $\overline{\text{LATCH_FLAGS}} - \text{A LOW}$ signal will store the data asserted from the multiplexer into the Flags Register (FR)


RESTORE: LOW, uses signals from ALU
 RESTORE: HIGH, uses signal asserted on data bus


 $\overline{\text{FLAG_OUT}}$ — Assers the current flags statuses onto the Data bus, typically used to push it onto the stack to handle an ISR


Source Multiplexer Flags come directly from ALU, or, from the flag/data bus to restore flags from the stack or another location U35A 74LS32 74LS157 ARITHMETIC_CARRY_OUT MUX_CARRY > l1b OVERFLOW 10c U38 MUX_OVERFLOW BUS2> I1 c BUS3 I1d RESTORE_FLAGS GND (15 GND




















For storing and asserting current flag statuses from ALU theWickedWebDev/8-Bit-Computer


Sheet: /


File: Flags Register.kicad_sch

Title: Flags Register

 Size: User
 Date: 2022-01-03
 Rev: 3

 KiCad E.D.A. kicad (6.0.0-0)
 Id: 1/1





Memory Module

Provides 992K Of RAM and 32K Of ROM. Address space from \$0:\$7fff is reserved from ROM and \$8000:\$fffff is reserved for RAM.


The code segment (CS) and the data segment(DS) registers should be initialized at the start of your program.


Setting DS_IN or CS_IN low will latch the value presented on the data bus into the corresponding segment register.


A HIGH signal on the WE line will write to RAM as long as the address provided falls into a valid RAM address.

A LOW signal on the $\overline{\text{OE}}$ line will assert the contents at the specified address out onto the data bus.


MODE selects which segment to use, Code or Data. A HIGH signal will retrieve DATA back from memory by using the DS, whereas a LOW signal will return back CODE









ROM Enable







Logic Power


000 U8E 74LS32



Pull U/D









CONTROL WORD HIGH BYTE


Assertions to 8bit Bus

```
11xxxxxx - Assertions NOOP
00xx0000 - Assert A
00xx0010 - Assert C
00xx0010 - Assert C
00xx0110 - Assert E
00xx0100 - Assert E
00xx0101 - Assert E
00xx0110 - Assert Scratch 1
00xx0111 - Assert Output 1
00xx0111 - Assert Output 2
00xx1000 - Assert Output 2
00xx1000 - Assert TX LSB
00xx1001 - Assert TX MSB
00xx1011 - ***** unused active low
00xx1101 - ***** unused active low
```

Assertions to 16bit Address Bus


**** unused active low

01000110 - Assert AC onto 16bit bus
01001110 - Assert CD onto 16bit bus
01010110 - Assert DE onto 16bit bus
01011110 - Assert DE onto 16bit bus
01011110 - ****unused rr => 16bit (Assert E onto 16bit bus)
01100110 - Assert SS onto 16bit bus
01101110 - ****unused rr => 16bit (Assert S2 onto 16bit bus)
01110110 - Assert A onto MSB of 16bit bus
01111110 - Assert S1 onto MSB of 16bit bus





Connetions | Connections | Control | Control


CONTROL WORD




GND











8bit General Purpose Register




8bit Register

This will latch in data from the Data BUS with the rising edge of the clock and a HIGH signal on EN line




Non Inverting Buffer

When BUS_OUT is set LOW, this register will assert its value out onto the DATA BUS




Non Inverting Buffer

When LSB_OUT is set LOW, this register will assert its value out onto the LSB BUS




Non Inverting Buffer


When MSB_OUT is set LOW, this register will assert its value out onto the MSB BUS







AND Gate
Used to Enable the Register along with the Clock Pulse



Stores a byte of data and asserts it to two different busses.

MSB_OUT LSB_OUT BUS_OUT EN CLK

0 1 1 1 x — Outputs to MSB of Address Bus 1 0 1 1 x — Outputs to LSB of Address Bus 1 1 0 1 x — Outputs to Data Bus 1 1 1 0 / — Latches Data 1 1 1 x — Noop

1 - HIGH 0 - LOW x - Dont care

/ - Rising Edge

Sheet: /
File: smd-register-array.kicad_sch

Title: 8bit General Purpose Register

 Size: A4
 Date: 2021-08-02
 Rev: 3

 KiCad E.D.A. kicad (6.0.0-0)
 Id: 1/1

TRANSFER REGISTER(TX)

This module allows the transfer of data between the 16bit and 8bit busses/registers

SEL LSB MSB

H - Latch Bus Data into TX_LSB
L - Latch Bus Data into TX_MSB
H - Latch Address LSB Data into TX_LSB
L - Latch Address MSB Data into TX_MSB
L - Latch Address into TX

ASSERT_LSB_MAIN - TX_LSB => Data Bus ASSERT_MSB_MAIN - TX_MSB => Data Bus ASSERT_ADDRESS - TX => Address Bus

Pull U/D Transfer Bus Address Bus

