

1. Description


1.1. Project

Project Name	adc-dma
Board Name	custom
Generated with:	STM32CubeMX 5.3.0
Date	08/01/2019

1.2. MCU

MCU Series	STM32L0
MCU Line	STM32L0x1
MCU name	STM32L031F4Px
MCU Package	TSSOP20
MCU Pin number	20

2. Pinout Configuration




3. Pins Configuration

Pin Number TSSOP20	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
1	BOOT0	Boot		
4	NRST	Reset		
5	VDDA	Power		
6	PA0-CK_IN	I/O	ADC_IN0	
11	PA5 *	I/O	GPIO_Output	
15	VSS	Power		
16	VDD	Power		

* The pin is affected with an I/O function

4. Clock Tree Configuration



5. Software Project

5.1. Project Settings

Name	Value
Project Name	adc-dma
Project Folder	/home/peter/STM32CubeIDE/workspace_1.0.2/adc-dma
Toolchain / IDE	STM32CubeIDE
Firmware Package Name and Version	STM32Cube FW_L0 V1.11.2

5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	Yes
Backup previously generated files when re-generating	No
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power consumption)	No

6. Power Consumption Calculator report

6.1. Microcontroller Selection

Series	STM32L0
Line	STM32L0x1
MCU	STM32L031F4Px
Datasheet	027063_Rev4

6.2. Parameter Selection

Temperature	25
Vdd	3.0

7. IPs and Middleware Configuration

7.1. ADC

mode: IN0

7.1.1. Parameter Settings:

ADC_Settings:

Clock Prescaler

Resolution

Data Alignment

Scan Direction

Continuous Conversion Mode

Discontinuous Conversion Mode

DMA Continuous Requests

End Of Conversion Selection

Overrun behaviour

Low Power Auto Wait

Low Frequency Mode

Auto Off

Oversampling Mode

Synchronous clock mode divided by 2 *

ADC 12-bit resolution

Right alignment

Forward

Enabled *

Disabled

Enabled *

End of single conversion

Overrun data overwritten *

Disabled

Disabled

Disabled

Disabled

ADC_Regular_ConversionMode:

Sampling Time

External Trigger Conversion Source

External Trigger Conversion Edge

7.5 Cycles *

Regular Conversion launched by software

None

WatchDog:

Enable Analog WatchDog Mode

false

7.2. SYS

Timebase Source: SysTick

* User modified value

8. System Configuration

8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
ADC	PA0-CK_IN	ADC_IN0	Analog mode	No pull-up and no pull-down	n/a	
GPIO	PA5	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	

8.2. DMA configuration

DMA request	Stream	Direction	Priority
ADC	DMA1_Channel1	Peripheral To Memory	Medium *

ADC: DMA1_Channel1 DMA request Settings:

Mode: **Circular ***
Peripheral Increment: Disable
Memory Increment: **Enable ***
Peripheral Data Width: Half Word
Memory Data Width: Half Word

8.3. NVIC configuration

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable Interrupt	true	0	0
Hard fault interrupt	true	0	0
System service call via SWI instruction	true	0	0
Pendable request for system service	true	0	0
System tick timer	true	0	0
DMA1 channel 1 interrupt	true	0	0
PVD interrupt through EXTI line 16	unused		
Flash and EEPROM global interrupt	unused		
RCC global interrupt	unused		
ADC, COMP1 and COMP2 interrupts (COMP interrupts through EXTI lines 21 and 22)	unused		

* User modified value

9. Software Pack Report