

x86 Assembly Language Reference Manual

ORACLE®

Part No: E61064
November 2020

Part No: E61064

Copyright © 1993, 2020, Oracle and/or its affiliates.

License Restrictions Warranty/Consequential Damages Disclaimer

This software and related documentation are provided under a license agreement containing restrictions on use and disclosure and are protected by intellectual property laws. Except as expressly permitted in your license agreement or allowed by law, you may not use, copy, reproduce, translate, broadcast, modify, license, transmit, distribute, exhibit, perform, publish, or display any part, in any form, or by any means. Reverse engineering, disassembly, or decompilation of this software, unless required by law for interoperability, is prohibited.

Warranty Disclaimer

The information contained herein is subject to change without notice and is not warranted to be error-free. If you find any errors, please report them to us in writing.

Restricted Rights Notice

If this is software or related documentation that is delivered to the U.S. Government or anyone licensing it on behalf of the U.S. Government, then the following notice is applicable:

U.S. GOVERNMENT END USERS: Oracle programs (including any operating system, integrated software, any programs embedded, installed or activated on delivered hardware, and modifications of such programs) and Oracle computer documentation or other Oracle data delivered to or accessed by U.S. Government end users are "commercial computer software" or "commercial computer software documentation" pursuant to the applicable Federal Acquisition Regulation and agency-specific supplemental regulations. As such, the use, reproduction, duplication, release, display, disclosure, modification, preparation of derivative works, and/or adaptation of i) Oracle programs (including any operating system, integrated software, any programs embedded, installed or activated on delivered hardware, and modifications of such programs), ii) Oracle computer documentation and/or iii) other Oracle data, is subject to the rights and limitations specified in the license contained in the applicable contract. The terms governing the U.S. Government's use of Oracle cloud services are defined by the applicable contract for such services. No other rights are granted to the U.S. Government.

Hazardous Applications Notice

This software or hardware is developed for general use in a variety of information management applications. It is not developed or intended for use in any inherently dangerous applications, including applications that may create a risk of personal injury. If you use this software or hardware in dangerous applications, then you shall be responsible to take all appropriate fail-safe, backup, redundancy, and other measures to ensure its safe use. Oracle Corporation and its affiliates disclaim any liability for any damages caused by use of this software or hardware in dangerous applications.

Trademark Notice

Oracle and Java are registered trademarks of Oracle and/or its affiliates. Other names may be trademarks of their respective owners.

Intel and Intel Inside are trademarks or registered trademarks of Intel Corporation. All SPARC trademarks are used under license and are trademarks or registered trademarks of SPARC International, Inc. AMD, Epyc, and the AMD logo are trademarks or registered trademarks of Advanced Micro Devices. UNIX is a registered trademark of The Open Group.

Third-Party Content, Products, and Services Disclaimer

This software or hardware and documentation may provide access to or information about content, products, and services from third parties. Oracle Corporation and its affiliates are not responsible for and expressly disclaim all warranties of any kind with respect to third-party content, products, and services unless otherwise set forth in an applicable agreement between you and Oracle. Oracle Corporation and its affiliates will not be responsible for any loss, costs, or damages incurred due to your access to or use of third-party content, products, or services, except as set forth in an applicable agreement between you and Oracle.

Pre-General Availability Draft Label and Publication Date

Pre-General Availability: 2020-01-15

Pre-General Availability Draft Documentation Notice

If this document is in public or private pre-General Availability status:

This documentation is in pre-General Availability status and is intended for demonstration and preliminary use only. It may not be specific to the hardware on which you are using the software. Oracle Corporation and its affiliates are not responsible for and expressly disclaim all warranties of any kind with respect to this documentation and will not be responsible for any loss, costs, or damages incurred due to the use of this documentation.

Oracle Confidential Label

ORACLE CONFIDENTIAL. For authorized use only. Do not distribute to third parties.

Revenue Recognition Notice

If this document is in private pre-General Availability status:

The information contained in this document is for informational sharing purposes only and should be considered in your capacity as a customer advisory board member or pursuant to your pre-General Availability trial agreement only. It is not a commitment to deliver any material, code, or functionality, and should not be relied upon in making purchasing decisions. The development, release, and timing of any features or functionality described in this document remains at the sole discretion of Oracle.

This document in any form, software or printed matter, contains proprietary information that is the exclusive property of Oracle. Your access to and use of this confidential material is subject to the terms and conditions of your Oracle Master Agreement, Oracle License and Services Agreement, Oracle PartnerNetwork Agreement, Oracle distribution agreement, or other license agreement which has been executed by you and Oracle and with which you agree to comply. This document and information contained herein may not be disclosed, copied, reproduced, or distributed to anyone outside Oracle without prior written consent of Oracle. This document is not part of your license agreement nor can it be incorporated into any contractual agreement with Oracle or its subsidiaries or affiliates.

Documentation Accessibility

For information about Oracle's commitment to accessibility, visit the Oracle Accessibility Program website at <http://www.oracle.com/pls/topic/lookup?ctx=acc&id=docacc>.

Access to Oracle Support

Oracle customers that have purchased support have access to electronic support through My Oracle Support. For information, visit <http://www.oracle.com/pls/topic/lookup?ctx=acc&id=info> or visit <http://www.oracle.com/pls/topic/lookup?ctx=acc&id=trs> if you are hearing impaired.

Référence: E61064

Copyright © 1993, 2020, Oracle et/ou ses affiliés.

Restrictions de licence/Avis d'exclusion de responsabilité en cas de dommage indirect et/ou consécutif

Ce logiciel et la documentation qui l'accompagne sont protégés par les lois sur la propriété intellectuelle. Ils sont concédés sous licence et soumis à des restrictions d'utilisation et de divulgation. Sauf stipulation expresse de votre contrat de licence ou de la loi, vous ne pouvez pas copier, reproduire, traduire, diffuser, modifier, accorder de licence, transmettre, distribuer, exposer, exécuter, publier ou afficher le logiciel, même partiellement, sous quelque forme et par quelque procédé que ce soit. Par ailleurs, il est interdit de procéder à toute ingénierie inverse du logiciel, de le désassembler ou de le décompiler, excepté à des fins d'interopérabilité avec des logiciels tiers ou tel que prescrit par la loi.

Exonération de garantie

Les informations fournies dans ce document sont susceptibles de modification sans préavis. Par ailleurs, Oracle Corporation ne garantit pas qu'elles soient exemptes d'erreurs et vous invite, le cas échéant, à lui en faire part par écrit.

Avis sur la limitation des droits

Si ce logiciel, ou la documentation qui l'accompagne, est livré sous licence au Gouvernement des Etats-Unis, ou à quiconque qui aurait souscrit la licence de ce logiciel pour le compte du Gouvernement des Etats-Unis, la notice suivante s'applique :

U.S. GOVERNMENT END USERS: Oracle programs (including any operating system, integrated software, any programs embedded, installed or activated on delivered hardware, and modifications of such programs) and Oracle computer documentation or other Oracle data delivered to or accessed by U.S. Government end users are "commercial computer software" or "commercial computer software documentation" pursuant to the applicable Federal Acquisition Regulation and agency-specific supplemental regulations. As such, the use, reproduction, duplication, release, display, disclosure, modification, preparation of derivative works, and/or adaptation of i) Oracle programs (including any operating system, integrated software, any programs embedded, installed or activated on delivered hardware, and modifications of such programs), ii) Oracle computer documentation and/or iii) other Oracle data, is subject to the rights and limitations specified in the license contained in the applicable contract. The terms governing the U.S. Government's use of Oracle cloud services are defined by the applicable contract for such services. No other rights are granted to the U.S. Government.

Avis sur les applications dangereuses

Ce logiciel ou matériel a été développé pour un usage général dans le cadre d'applications de gestion des informations. Ce logiciel ou matériel n'est pas conçu ni n'est destiné à être utilisé dans des applications à risque, notamment dans des applications pouvant causer un risque de dommages corporels. Si vous utilisez ce logiciel ou matériel dans le cadre d'applications dangereuses, il est de votre responsabilité de prendre toutes les mesures de secours, de sauvegarde, de redondance et autres mesures nécessaires à son utilisation dans des conditions optimales de sécurité. Oracle Corporation et ses affiliés déclinent toute responsabilité quant aux dommages causés par l'utilisation de ce logiciel ou matériel pour des applications dangereuses.

Marques

Oracle et Java sont des marques déposées d'Oracle Corporation et/ou de ses affiliés. Tout autre nom mentionné peut correspondre à des marques appartenant à d'autres propriétaires qu'Oracle.

Intel et Intel Inside sont des marques ou des marques déposées d'Intel Corporation. Toutes les marques SPARC sont utilisées sous licence et sont des marques ou des marques déposées de SPARC International, Inc. AMD, Epyc, et le logo AMD sont des marques ou des marques déposées d'Advanced Micro Devices. UNIX est une marque déposée de The Open Group.

Avis d'exclusion de responsabilité concernant les services, produits et contenu tiers

Ce logiciel ou matériel et la documentation qui l'accompagne peuvent fournir des informations ou des liens donnant accès à des contenus, des produits et des services émanant de tiers. Oracle Corporation et ses affiliés déclinent toute responsabilité ou garantie expresse quant aux contenus, produits ou services émanant de tiers, sauf mention contraire stipulée dans un contrat entre vous et Oracle. En aucun cas, Oracle Corporation et ses affiliés ne sauraient être tenus pour responsables des pertes subies, des coûts occasionnés ou des dommages causés par l'accès à des contenus, produits ou services tiers, ou à leur utilisation, sauf mention contraire stipulée dans un contrat entre vous et Oracle.

Date de publication et mention de la version préliminaire de Disponibilité Générale ("Pre-GA")

Version préliminaire de Disponibilité Générale ("Pre-GA") : 15.01.2020

Avis sur la version préliminaire de Disponibilité Générale ("Pre-GA") de la documentation

Si ce document est fourni dans la Version préliminaire de Disponibilité Générale ("Pre-GA") à caractère public ou privé :

Cette documentation est fournie dans la Version préliminaire de Disponibilité Générale ("Pre-GA") et uniquement à des fins de démonstration et d'usage à titre préliminaire de la version finale. Celle-ci n'est pas toujours spécifique du matériel informatique sur lequel vous utilisez ce logiciel. Oracle Corporation et ses affiliés déclinent expressément toute responsabilité ou garantie expresse quant au contenu de cette documentation. Oracle Corporation et ses affiliés ne sauraient en aucun cas être tenus pour responsables des pertes subies, des coûts occasionnés ou des dommages causés par l'utilisation de cette documentation.

Mention sur les informations confidentielles Oracle

INFORMATIONS CONFIDENTIELLES ORACLE. Destinées uniquement à un usage autorisé. Ne pas distribuer à des tiers.

Avis sur la reconnaissance du revenu

Si ce document est fourni dans la Version préliminaire de Disponibilité Générale ("Pre-GA") à caractère privé :

Les informations contenues dans ce document sont fournies à titre informatif uniquement et doivent être prises en compte en votre qualité de membre du customer advisory board ou conformément à votre contrat d'essai de Version préliminaire de Disponibilité Générale ("Pre-GA") uniquement. Ce document ne constitue en aucun cas un engagement à fournir des composants, du code ou des fonctionnalités et ne doit pas être retenu comme base d'une quelconque décision d'achat. Le développement, la commercialisation et la mise à disposition des fonctions ou fonctionnalités décrites restent à la seule discrétion d'Oracle.

Ce document contient des informations qui sont la propriété exclusive d'Oracle, qu'il s'agisse de la version électronique ou imprimée. Votre accès à ce contenu confidentiel et son utilisation sont soumis aux termes de vos contrats, Contrat-Cadre Oracle (OMA), Contrat de Licence et de Services Oracle (OLSA), Contrat Réseau Partenaires Oracle (OPN), contrat de distribution Oracle ou de tout autre contrat de licence en vigueur que vous avez signé et que vous vous engagez à respecter. Ce document et son contenu ne peuvent en aucun cas être communiqués, copiés, reproduits ou distribués à une personne extérieure à Oracle sans le consentement écrit d'Oracle. Ce document ne fait pas partie de votre contrat de licence. Par ailleurs, il ne peut être intégré à aucun accord contractuel avec Oracle ou ses filiales ou ses affiliés.

Accessibilité de la documentation

Pour plus d'informations sur l'engagement d'Oracle pour l'accessibilité de la documentation, visitez le site Web Oracle Accessibility Program, à l'adresse : <http://www.oracle.com/pls/topic/lookup?ctx=acc&id=docacc>.

Accès aux services de support Oracle

Les clients Oracle qui ont souscrit un contrat de support ont accès au support électronique via My Oracle Support. Pour plus d'informations, visitez le site <http://www.oracle.com/pls/topic/lookup?ctx=acc&id=info> ou le site <http://www.oracle.com/pls/topic/lookup?ctx=acc&id=trs> si vous êtes malentendant.

Contents

Using This Documentation	15
 1 Overview of the Oracle Solaris x86 Assembler	 17
1.1 Assembler Overview	17
1.2 Syntax Differences Between x86 Assemblers	17
 2 Oracle Solaris x86 Assembly Language Syntax	 19
2.1 Lexical Conventions in Assembly Language	19
2.1.1 Statements in Assembly Language	19
2.1.2 Tokens in Assembly Language	21
2.2 Instructions, Operands, and Addressing	24
2.2.1 Instructions in Assembly Language	24
2.2.2 Operands in Assembly Language	25
2.3 Assembler Directives	27
 3 Instruction Set Mapping	 35
3.1 Instruction Overview	36
3.2 General-Purpose Instructions	37
3.2.1 Data Transfer Instructions	38
3.2.2 Binary Arithmetic Instructions	41
3.2.3 Decimal Arithmetic Instructions	41
3.2.4 Logical Instructions	42
3.2.5 Shift and Rotate Instructions	42
3.2.6 Bit and Byte Instructions	43
3.2.7 Control Transfer Instructions	44
3.2.8 String Instructions	46
3.2.9 I/O Instructions	47
3.2.10 Flag Control (EFLAG) Instructions	47

3.2.11	Segment Register Instructions	48
3.2.12	Miscellaneous Instructions	48
3.3	Floating-Point Instructions	49
3.3.1	Data Transfer Instructions (Floating Point)	49
3.3.2	Basic Arithmetic Instructions (Floating-Point)	50
3.3.3	Comparison Instructions (Floating-Point)	51
3.3.4	Transcendental Instructions (Floating-Point)	52
3.3.5	Load Constants (Floating-Point) Instructions	52
3.3.6	Control Instructions (Floating-Point)	53
3.4	SIMD State Management Instructions	54
3.5	ADX Instructions	55
3.6	AES Instructions	55
3.6.1	Advanced Vector Extensions of AES Instructions	55
3.7	AVX Instructions	56
3.8	AVX2 Instructions	79
3.9	AVX512 Instructions	86
3.10	BMI1 Instructions	135
3.11	BMI2 Instructions	135
3.12	CLWB Instructions	136
3.13	F16C Instructions	136
3.14	FMA Instructions	137
3.15	FSGSBASE Instructions	143
3.16	MMX Instructions	143
3.16.1	Data Transfer Instructions (MMX)	143
3.16.2	Conversion Instructions (MMX)	144
3.16.3	Packed Arithmetic Instructions (MMX)	144
3.16.4	Comparison Instructions (MMX)	145
3.16.5	Logical Instructions (MMX)	146
3.16.6	Shift and Rotate Instructions (MMX)	146
3.16.7	State Management Instructions (MMX)	147
3.17	MPX Instructions	147
3.18	MOVBE Instructions	148
3.19	PCLMULQDQ Instructions	148
3.20	PREFETCH Instructions	149
3.21	SGX Instructions	149
3.22	SHA Instructions	150
3.23	RDRAND Instructions	150

3.24	RDSEED Instructions	151
3.25	SSE Instructions	151
3.25.1	SIMD Single-Precision Floating-Point Instructions (SSE)	151
3.25.2	MXCSR State Management Instructions (SSE)	156
3.25.3	64-Bit SIMD Integer Instructions (SSE)	156
3.25.4	Miscellaneous Instructions (SSE)	157
3.26	SSE2 Instructions	158
3.26.1	SSE2 Packed and Scalar Double-Precision Floating-Point Instructions	158
3.26.2	SSE2 Packed Single-Precision Floating-Point Instructions	164
3.26.3	SSE2 128-Bit SIMD Integer Instructions	164
3.26.4	SSE2 Miscellaneous Instructions	165
3.27	SSE3 Instructions	166
3.28	SSE4a Instructions	167
3.29	SSE4.1 Instructions	167
3.30	SSE4.2 Instructions	170
3.31	SSSE3 Instructions	170
3.32	Transactional Synchronization Extensions	171
3.33	Operating System Support Instructions	172
3.34	VMX Instructions	173
3.35	XSAVE Instructions	174
3.36	3DNow Instructions	174
A	Using the Assembler Command Line	177
A.1	Assembler Command Line	177
A.2	Assembler Command Line Options	177
A.3	Disassembling Object Code	181
Index	183

Tables

TABLE 1	Instruction References	36
TABLE 2	Data Transfer Instructions	38
TABLE 3	Binary Arithmetic Instructions	41
TABLE 4	Decimal Arithmetic Instructions	41
TABLE 5	Logical Instructions	42
TABLE 6	Shift and Rotate Instructions	42
TABLE 7	Bit and Byte Instructions	43
TABLE 8	Control Transfer Instructions	44
TABLE 9	String Instructions	46
TABLE 10	I/O Instructions	47
TABLE 11	Flag Control Instructions	48
TABLE 12	Segment Register Instructions	48
TABLE 13	Miscellaneous Instructions	49
TABLE 14	Data Transfer Instructions (Floating-Point)	49
TABLE 15	Basic Arithmetic Instructions (Floating-Point)	50
TABLE 16	Comparison Instructions (Floating-Point)	51
TABLE 17	Transcendental Instructions (Floating-Point)	52
TABLE 18	Load Constants Instructions (Floating-Point)	53
TABLE 19	Control Instructions (Floating-Point)	53
TABLE 20	SIMD State Management Instructions	54
TABLE 21	ADX Instructions	55
TABLE 22	AES Instructions	55
TABLE 23	Advanced Vector Extensions of AES Instructions	55
TABLE 24	AVX Instructions	56
TABLE 25	AVX2 Instructions	79
TABLE 26	AVX512 Instructions	87
TABLE 27	BMI1 Instructions	135
TABLE 28	BMI2 Instructions	135

TABLE 29	CLWB Instructions	136
TABLE 30	F16C Instructions	136
TABLE 31	FMA Instructions	137
TABLE 32	FSGSBASE Instructions	143
TABLE 33	Data Transfer Instructions (MMX)	144
TABLE 34	Conversion Instructions (MMX)	144
TABLE 35	Packed Arithmetic Instructions (MMX)	144
TABLE 36	Comparison Instructions (MMX)	146
TABLE 37	Logical Instructions (MMX)	146
TABLE 38	Shift and Rotate Instructions (MMX)	146
TABLE 39	State Management Instructions (MMX)	147
TABLE 40	MPX Instructions	147
TABLE 41	MOVBE Instructions	148
TABLE 42	PCLMULQDQ Instructions	148
TABLE 43	PREFETCH Instructions	149
TABLE 44	MPX Instructions	149
TABLE 45	SHA Instructions	150
TABLE 46	RDRAND Instructions	150
TABLE 47	RDSEED Instructions	151
TABLE 48	Data Transfer Instructions (SSE)	151
TABLE 49	Packed Arithmetic Instructions (SSE)	153
TABLE 50	Comparison Instructions (SSE)	154
TABLE 51	Logical Instructions (SSE)	155
TABLE 52	Shuffle and Unpack Instructions (SSE)	155
TABLE 53	Conversion Instructions (SSE)	156
TABLE 54	MXCSR State Management Instructions (SSE)	156
TABLE 55	64-Bit SIMD Integer Instructions (SSE)	157
TABLE 56	Miscellaneous Instructions (SSE)	157
TABLE 57	SSE2 Data Movement Instructions	159
TABLE 58	SSE2 Packed Arithmetic Instructions	159
TABLE 59	SSE2 Logical Instructions	161
TABLE 60	SSE2 Compare Instructions	161
TABLE 61	SSE2 Shuffle and Unpack Instructions	162
TABLE 62	SSE2 Conversion Instructions	162
TABLE 63	SSE2 Packed Single-Precision Floating-Point Instructions	164
TABLE 64	SSE2 128-Bit SIMD Integer Instructions	164

TABLE 65	SSE2 Miscellaneous Instructions	165
TABLE 66	SSE3 Instructions	166
TABLE 67	SSE4a Instructions	167
TABLE 68	SSE4.1 Instructions	167
TABLE 69	SSE4.2 Instructions	170
TABLE 70	SSSE3 Instructions	170
TABLE 71	HLE Instructions	171
TABLE 72	RTM Instructions	171
TABLE 73	Operating System Support Instructions	172
TABLE 74	VMX Instructions	173
TABLE 75	XSAVE Instructions	174
TABLE 76	3DNow Instructions	174

Using This Documentation

- **Overview** – Provides information that helps experienced assembly language programmers understand disassembled output of Oracle Solaris compilers

This guide documents the syntax of the Oracle Solaris x86 assembly language. This guide is neither an introductory book about assembly language programming nor a reference manual for the x86 architecture.

- **Audience** – This guide is intended for experienced x86 assembly language programmers who are familiar with the x86 architecture.
- **Required knowledge** – You should have a thorough knowledge of assembly language programming in general and be familiar with the x86 architecture in specific. You should be familiar with the ELF object file format.

Product Documentation Library

Documentation and resources for this product and related products are available at <http://www.oracle.com/pls/topic/lookup?ctx=E37838-01>.

Feedback

Provide feedback about this documentation at <http://www.oracle.com/goto/docfeedback>.

Overview of the Oracle Solaris x86 Assembler

This chapter provides a brief overview of the Oracle Solaris x86 assembler `as`. This chapter discusses the following topics:

- [“1.1 Assembler Overview” on page 17](#)
- [“1.2 Syntax Differences Between x86 Assemblers” on page 17](#)

1.1 Assembler Overview

The Oracle Solaris x86 assembler `as` translates Oracle Solaris x86 assembly language into Executable and Linking Format (ELF) relocatable object files that can be linked with other object files to create an executable file or a shared object file. (See [Chapter 14, “Object File Format”](#) in *Oracle Solaris 11.4 Linkers and Libraries Guide* for a complete discussion of ELF object file format.) The assembler supports macro processing by the C preprocessor (`cpp`) or the `m4` macro processor.

1.2 Syntax Differences Between x86 Assemblers

There is no standard assembly language for the x86 architecture. Vendor implementations of assemblers for the x86 architecture instruction sets differ in syntax and functionality. The syntax of the Oracle Solaris x86 assembler is compatible with the syntax of the assembler distributed with earlier releases of the UNIX operating system (this syntax is sometimes termed “AT&T syntax”). Developers familiar with other assemblers derived from the original UNIX assemblers, such as the Free Software Foundation's `gas`, will find the syntax of the Oracle Solaris x86 assembler very straightforward.

However, the syntax of x86 assemblers distributed by Intel and Microsoft (sometimes termed “Intel syntax”) differs significantly from the syntax of the Oracle Solaris x86 assembler. These differences are most pronounced in the handling of instruction operands:

- The Oracle Solaris and Intel assemblers use the opposite order for source and destination operands.
- The Oracle Solaris assembler specifies the size of memory operands by adding a suffix to the instruction mnemonic, while the Intel assembler prefixes the memory operands.
- The Oracle Solaris assembler prefixes immediate operands with a dollar sign (\$) (ASCII 0x24), while the Intel assembler does not delimit immediate operands.

See [Chapter 2, “Oracle Solaris x86 Assembly Language Syntax”](#) for additional differences between x86 assemblers.

Oracle Solaris x86 Assembly Language Syntax

This chapter documents the syntax of the Oracle Solaris x86 assembly language.

- [“2.1 Lexical Conventions in Assembly Language” on page 19](#)
- [“2.2 Instructions, Operands, and Addressing” on page 24](#)
- [“2.3 Assembler Directives” on page 27](#)

2.1 Lexical Conventions in Assembly Language

This section discusses the lexical conventions of the Oracle Solaris x86 assembly language.

2.1.1 Statements in Assembly Language

An x86 assembly language program consists of one or more files containing *statements*. A *statement* consists of *tokens* separated by *whitespace* and terminated by either a newline character (ASCII 0x0A) or a semicolon (;) (ASCII 0x3B). *Whitespace* consists of spaces (ASCII 0x20), tabs (ASCII 0x09), and form feeds (ASCII 0x0B) that are not contained in a string or comment. More than one statement can be placed on a single input line provided that each statement is terminated by a semicolon. A statement can consist of a *comment*. *Empty statements*, consisting only of whitespace, are allowed.

2.1.1.1 Comments in Assembly Language

You can add comment to a statement. A comment can be in a single line or in many lines.

If you want to add a single-line comment, use the slash character (/) (ASCII 0x2F) followed by the text of the comment. A new line that terminates the statement, terminates the comment. If

you want to add a multi-line comment, place the comment text between the characters { } or /* */. For example:

Single-line comment:

```
1: / define numeric label "1"
```

Multi-line comment:

```
    jump to last numeric label "1" defined
    before this instruction
    (this reference is equivalent to label "one")
}
jmp    1b
```

```
/*
    jump to first numeric label "1" defined
    after this instruction
    (this reference is equivalent to label "two")
*/
jmp 1f
```

Note - In AVX512 instructions, the text within the braces { . . . } is regular syntax and not a comment.

2.1.1.2 Labels in Assembly Language

A *label* can be placed at the beginning of a statement. During assembly, the label is assigned the current value of the active location counter and serves as an instruction operand. There are two types of labels: *symbolic* and *numeric*.

Symbolic Labels in Assembly Language

A *symbolic* label consists of an *identifier* (or *symbol*) followed by a colon (:) (ASCII 0x3A). Symbolic labels must be defined only once. Symbolic labels have *global* scope and appear in the object file's symbol table.

Symbolic labels with identifiers beginning with a period (.) (ASCII 0x2E) are considered to have *local* scope and are not included in the object file's symbol table.

Numeric Labels in Assembly Language

A *numeric* label consists of a unsigned decimal *int32* value followed by a colon (:). Numeric labels are used only for local reference and are not included in the object file's symbol table. Numeric labels have limited scope and can be redefined repeatedly.

When a numeric label is used as a reference (as an instruction operand, for example), the suffixes *b* ("backward") or *f* ("forward") should be added to the numeric label. For numeric label *N*, the reference *Nb* refers to the nearest label *N* defined *before* the reference, and the reference *Nf* refers to the nearest label *N* defined *after* the reference. The following example illustrates the use of numeric labels:

```
1:          / define numeric label "1"
one:        / define symbolic label "one"

/ ... assembler code ...

jmp  1f     / jump to first numeric label "1" defined
           / after this instruction
           / (this reference is equivalent to label "two")

jmp  1b     / jump to last numeric label "1" defined
           / before this instruction
           / (this reference is equivalent to label "one")

1:          / redefine label "1"
two:        / define symbolic label "two"

jmp  1b     / jump to last numeric label "1" defined
           / before this instruction
           / (this reference is equivalent to label "two")
```

2.1.2 Tokens in Assembly Language

There are five classes of tokens:

- Identifiers (symbols)
- Keywords
- Numerical constants
- String Constants
- Operators

2.1.2.1 Identifiers in Assembly Language

An *identifier* is an arbitrarily-long sequence of letters and digits. The first character must be a letter; the underscore (`_`) (ASCII 0x5F) and the period (`.`) (ASCII 0x2E) are considered to be letters. Case is significant: uppercase and lowercase letters are different.

2.1.2.2 Keywords in Assembly Language

Keywords such as x86 instruction mnemonics ("opcodes") and assembler directives are reserved for the assembler and should not be used as identifiers. See [Chapter 3, "Instruction Set Mapping"](#) for a list of the Oracle Solaris x86 mnemonics. See ["2.3 Assembler Directives" on page 27](#) for the list of as assembler directives.

2.1.2.3 Numerical Constants in Assembly Language

Numbers in the x86 architecture can be *integers* or *floating point*. Integers can be *signed* or *unsigned*, with signed integers represented in two's complement representation. Floating-point numbers can be: single-precision floating-point; double-precision floating-point; and double-extended precision floating-point.

Integer Constants in Assembly Language

Integers can be expressed in several bases:

- **Decimal.** Decimal integers begin with a non-zero digit followed by zero or more decimal digits (0-9).
- **Binary.** Binary integers begin with "0b" or "0B" followed by zero or more binary digits (0, 1).
- **Octal.** Octal integers begin with zero (0) followed by zero or more octal digits (0-7).
- **Hexadecimal.** Hexadecimal integers begin with "0x" or "0X" followed by one or more hexadecimal digits (0-9, A-F). Hexadecimal digits can be either uppercase or lowercase.

Floating Point Constants in Assembly Language

Floating point constants have the following format:

- **Sign** (optional) – Either plus (+) or minus (-)
- **Integer** (optional) – Zero or more decimal digits (0–9)
- **Fraction** (optional) – decimal point (.) followed by zero or more decimal digits
- **Exponent** (optional) – The letter "e" or "E", followed by an optional sign (plus or minus), followed by one or more decimal digits (0-9)

A valid floating point constant must have either an integer part or a fractional part.

2.1.2.4 String Constants in Assembly Language

A *string* constant consists of a sequence of characters enclosed in double quotes (") (ASCII 0x22). To include a double-quote character ("), single-quote character ('), or backslash character (\) within a string, precede the character with a backslash (\) (ASCII 0x5C). A character can be expressed in a string as its ASCII value in octal preceded by a backslash (for example, the letter "J" could be expressed as "\112"). The assembler accepts the following escape sequences in strings:

Escape Sequence	Character Name	ASCII Value (hex)
\n	newline	0A
\r	carriage return	0D
\b	backspace	08
\t	horizontal tab	09
\f	form feed	0C
\v	vertical tab	0B

2.1.2.5 Operators in Assembly Language

The assembler supports the following operators for use in expressions. Operators have no assigned precedence. Expressions can be grouped in square brackets ([]) to establish precedence.

+	Addition
-	Subtraction
*	Multiplication

\/	Division
&	Bitwise logical AND
	Bitwise logical OR
>>	Shift right
<<	Shift left
\%	Remainder
!	Bitwise logical AND NOT
^	Bitwise logical XOR

Note - The asterisk (*), slash (/), and percent sign (%) characters are overloaded. When used as operators in an expression, these characters must be preceded by the backslash character (\).

2.2 Instructions, Operands, and Addressing

Instructions are operations performed by the CPU. *Operands* are entities operated upon by the instruction. *Addresses* are the locations in memory of specified data.

2.2.1 Instructions in Assembly Language

An *instruction* is a statement that is executed at runtime. An x86 instruction statement can consist of four parts:

- Label (optional)
- Instruction (required)
- Operands (instruction specific)
- Comment (optional)

See [“2.1.1 Statements in Assembly Language” on page 19](#) for the description of labels and comments.

The terms *instruction* and *mnemonic* are used interchangeably in this document to refer to the names of x86 instructions. Although the term *opcode* is sometimes used as a synonym for *instruction*, this document reserves the term *opcode* for the hexadecimal representation of the instruction value.

For most instructions, the Oracle Solaris x86 assembler mnemonics are the same as the Intel or AMD mnemonics. However, the Oracle Solaris x86 mnemonics might appear to be different because the Oracle Solaris mnemonics are suffixed with a one-character modifier that specifies the size of the instruction operands. That is, the Oracle Solaris assembler derives its operand type information from the instruction name and the suffix. If a mnemonic is specified with no type suffix, the operand type defaults to *long*. Possible operand types and their instruction suffixes are:

b	Byte (8-bit)
w	Word (16-bit)
l	Long (32-bit) (default)
q	Quadword (64-bit)

The assembler recognizes the following suffixes for x87 floating-point instructions:

[no suffix]	Instruction operands are registers only
l ("long")	Instruction operands are 64-bit
s ("short")	Instruction operands are 32-bit

See [Chapter 3, “Instruction Set Mapping”](#) for a mapping between Oracle Solaris x86 assembly language mnemonics and the equivalent Intel or AMD mnemonics.

2.2.2 Operands in Assembly Language

An x86 instruction can have zero to three operands. Operands are separated by commas (,) (ASCII 0x2C). For instructions with two operands, the first (lefthand) operand is the *source* operand, and the second (righthand) operand is the *destination* operand (that is, *source* → *destination*).

Note - The Intel assembler uses the opposite order (*destination* ← *source*) for operands.

Operands can be *immediate* (that is, constant expressions that evaluate to an inline value), *register* (a value in the processor number registers), or *memory* (a value stored in memory). An *indirect* operand contains the address of the actual operand value. Indirect operands are specified by prefixing the operand with an asterisk (*) (ASCII 0x2A). Only jump and call instructions can use indirect operands.

- *Immediate* operands are prefixed with a dollar sign (\$) (ASCII 0x24)
- *Register* names are prefixed with a percent sign (%) (ASCII 0x25)
- *Memory* operands are specified either by the name of a variable or by a register that contains the address of a variable. A variable name implies the address of a variable and instructs the computer to reference the contents of memory at that address. Memory references have the following syntax:
segment:offset(base, index, scale).
 - *Segment* is any of the x86 architecture segment registers. *Segment* is optional: if specified, it must be separated from *offset* by a colon (:). If *segment* is omitted, the value of %ds (the default segment register) is assumed.
 - *Offset* is the displacement from *segment* of the desired memory value. *Offset* is optional.
 - *Base* and *index* can be any of the general 32-bit number registers.
 - *Scale* is a factor by which *index* is to be multiplied before being added to *base* to specify the address of the operand. *Scale* can have the value of 1, 2, 4, or 8. If *scale* is not specified, the default value is 1.

Some examples of memory addresses are:

<code>movl var, %eax</code>	Move the contents of memory location <code>var</code> into number register <code>%eax</code> .
<code>movl %cs:var, %eax</code>	Move the contents of memory location <code>var</code> in the code segment (register <code>%cs</code>) into number register <code>%eax</code> .
<code>movl \$var, %eax</code>	Move the address of <code>var</code> into number register <code>%eax</code> .
<code>movl array_base(%esi), %eax</code>	Add the address of memory location <code>array_base</code> to the contents of number register <code>%esi</code> to determine an address in memory. Move the contents of this address into number register <code>%eax</code> .
<code>movl (%ebx, %esi, 4), %eax</code>	Multiply the contents of number register <code>%esi</code> by 4 and add the result to the contents of number register <code>%ebx</code> to produce a memory reference. Move the contents of this memory location into number register <code>%eax</code> .
<code>movl struct_base(%ebx, %esi, 4), %eax</code>	Multiply the contents of number register <code>%esi</code> by 4, add the result to the contents of number register <code>%ebx</code> , and add the result to the address

of `struct_base` to produce an address. Move the contents of this address into number register `%eax`.

2.3 Assembler Directives

Directives are commands that are part of the assembler syntax but are not related to the x86 processor instruction set. All assembler directives begin with a period (.) (ASCII 0x2E).

<code>.align integer, pad</code>	The <code>.align</code> directive causes the next data generated to be aligned modulo <i>integer</i> bytes. <i>Integer</i> must be a positive integer expression and must be a power of 2. If specified, <i>pad</i> is an integer byte value used for padding. The default value of <i>pad</i> for the <code>text</code> section is 0x90 (nop); for other sections, the default value of <i>pad</i> is zero (0).
<code>.ascii "string"</code>	The <code>.ascii</code> directive places the characters in <i>string</i> into the object module at the current location but does <i>not</i> terminate the string with a null byte (<code>\0</code>). <i>String</i> must be enclosed in double quotes (") (ASCII 0x22). The <code>.ascii</code> directive is not valid for the <code>.bss</code> section.
<code>.bcd integer</code>	The <code>.bcd</code> directive generates a packed decimal (80-bit) value into the current section. The <code>.bcd</code> directive is not valid for the <code>.bss</code> section.
<code>.bss</code>	The <code>.bss</code> directive changes the current section to <code>.bss</code> .
<code>.bss symbol, integer</code>	Define <i>symbol</i> in the <code>.bss</code> section and add <i>integer</i> bytes to the value of the location counter for <code>.bss</code> . When issued with arguments, the <code>.bss</code> directive does not change the current section to <code>.bss</code> . <i>Integer</i> must be positive.
<code>.byte byte1, byte2, ..., byteN</code>	The <code>.byte</code> directive generates initialized bytes into the current section. The <code>.byte</code> directive is not valid for the <code>.bss</code> section. Each <i>byte</i> must be an 8-bit value.
<code>.2byte expression1, expression2, ..., expressionN</code>	Refer to the description of the <code>.value</code> directive.
<code>.4byte expression1,</code>	Refer to the description of the <code>.long</code> directive.

*expression2, ...,
expressionN*

*.8byte
expression1,
expression2, ...,
expressionN*

Refer to the description of the `.quad` directive.

*.cfi_adjust_cfa_offset
OFFSET*

The `.cfi_adjust_cfa_offset` directive is similar to `.cfi_def_cfa_offset` directive but *OFFSET* is a relative value that is added or subtracted from the previous offset.

*.cfi_def_cfa_offset
OFFSET*

The `.cfi_def_cfa_offset` directive, modifies the rule for computing CFA. The value of the register remains the same, but *OFFSET* is new. Note that this is the absolute offset that will be added to a defined register to compute the CFA address.

*.cfi_def_cfa
REGISTER,
OFFSET*

The `.cfi_def_cfa` directive, defines a rule to compute CFA. This directive takes address from *REGISTER* and adds *OFFSET* to it.

*.cfi_def_cfa_register
REGISTER*

The `.cfi_def_cfa_register` directive, modifies the rule for computing CFA. The register in the CFA is set to a new value. The offset remains the same.

.cfi_endproc

The `.cfi_endproc` directive, is used at the end of a function where it closes its unwind entry previously opened by `.cfi_startproc` and emits it to `.eh_frame`.

*.cfi_escape
EXPRESSION[, ...]*

The `.cfi_escape` directive, allows you to add arbitrary bytes to the unwind information. You can use this directive to add OS-specific CFI opcodes, or generic CFI opcodes that the assembler does not support.

*.cfi_lsda
encoding [, exp]*

The `.cfi_lsda` directive, defines LSDA and its encoding. The *encoding* should be a constant which determines how the LSDA should be encoded. If the value of *encoding* is 255 (DW_EH_PE_omit), second argument is not present, otherwise second argument should be a constant or a symbol name. The default directive used after `.cfi_startproc` directive is `.cfi_lsda 0xff`.

*.cfi_offset
REGISTER,
OFFSET*

The `.cfi_offset` directive, saves the previous value of *REGISTER* at offset *OFFSET* from CFA.

<code>.cfi_personality <i>encoding</i> [, <i>exp</i>]</code>	The <code>.cfi_personality</code> directive, defines the personality routine and its encoding. The <i>encoding</i> must be a constant which determines how the personality should be encoded. If the value of <i>encoding</i> is 255 (DW_EH_PE_omit), second argument is not present, otherwise second argument should be a constant or a symbol name. When you are using indirect encodings, the symbol provided should be the location where personality can be loaded from and not the personality routine itself. The default directive used after <code>.cfi_startproc</code> directive is <code>.cfi_personality 0xff</code> .
<code>.cfi_register <i>REGISTER1</i> <i>REGISTER2</i></code>	The <code>.cfi_register <i>REGISTER1 REGISTER2</i></code> directive, saves the previous value of <i>REGISTER1</i> in register <i>REGISTER2</i> .
<code>.cfi_rel_offset <i>REGISTER</i>, <i>OFFSET</i></code>	In the <code>.cfi_rel_offset</code> directive, saves the previous value of <i>REGISTER</i> at offset <i>OFFSET</i> from the current CFA register. This is transformed to <code>.cfi_offset</code> using the known displacement of the CFA register from the CFA. This is often easier to use, because the number will match the code it is annotating.
<code>.cfi_remember_state</code>	The <code>.cfi_remember_state</code> directive, saves all the current rules for all the registers. If the following <code>.cfi_*</code> directives is bad, then you can use the <code>.cfi_restore_state</code> directive to restore the previous saved state.
<code>.cfi_restore <i>REGISTER</i></code>	The <code>.cfi_restore</code> directive, indicates that the rule for register is now the same as it was at the beginning of the function, after all initial instructions added by <code>.cfi_startproc</code> directive are executed.
<code>.cfi_restore_state</code>	The <code>.cfi_restore_state</code> directive, restores the previous saved state of the register.
<code>.cfi_return_column <i>REGISTER</i></code>	The <code>.cfi_return_column</code> directive, changes return column <i>REGISTER</i> . The return address is either directly in <i>REGISTER</i> or can be accessed by rules for <i>REGISTER</i> .
<code>.cfi_same_value <i>REGISTER</i></code>	The <code>.cfi_same_value</code> directive, indicates the current value of <i>REGISTER</i> is the same like in the previous frame and does not require restoration.
<code>.cfi_sections <i>section_list</i></code>	The <code>.cfi_sections <i>section_list</i></code> directive, specifies if CFI directives should emit <code>.eh_frame</code> section and/or <code>.debug_frame</code> section. You can use <code>.eh_frame</code> as the <i>section_list</i> to emit <code>.eh_frame</code> . You can use the <code>.debug_frame</code> as the <i>section_list</i> to emit <code>.debug_frame</code> . To emit

	both use <code>.eh_frame</code> and <code>.debug_frame</code> as the <i>section_list</i> . By default, <code>.cfi_sections</code> emits <code>.eh_frame</code> .
<code>.cfi_startproc</code>	The <code>.cfi_startproc</code> directive, is used at the beginning of each function that should have an entry in <code>.eh_frame</code> . It initializes some internal data structures and emits architecture dependent initial CFI instructions. Each <code>.cfi_startproc</code> directive has to be closed by <code>.cfi_endproc</code> .
<code>.cfi_undefined REGISTER</code>	The <code>.cfi_undefined</code> directive, indicates the point from which the previous value of the register cannot be restored.
<code>.comm name, size,alignment</code>	The <code>.comm</code> directive allocates storage in the data section. The storage is referenced by the identifier <i>name</i> . <i>Size</i> is measured in bytes and must be a positive integer. <i>Name</i> cannot be predefined. <i>Alignment</i> is optional. If <i>alignment</i> is specified, the address of <i>name</i> is aligned to a multiple of <i>alignment</i> .
<code>.data</code>	The <code>.data</code> directive changes the current section to <code>.data</code> .
<code>.double float</code>	The <code>.double</code> directive generates a double-precision floating-point constant into the current section. The <code>.double</code> directive is not valid for the <code>.bss</code> section.
<code>.even</code>	The <code>.even</code> directive aligns the current program counter (.) to an even boundary.
<code>.ext expression1, expression2, ..., expressionN</code>	The <code>.ext</code> directive generates an 80387 80-bit floating point constant for each <i>expression</i> into the current section. The <code>.ext</code> directive is not valid for the <code>.bss</code> section.
<code>.file "string"</code>	The <code>.file</code> directive creates a symbol table entry where <i>string</i> is the symbol name and <code>STT_FILE</code> is the symbol table type. <i>String</i> specifies the name of the source file associated with the object file.
<code>.float float</code>	The <code>.float</code> directive generates a single-precision floating-point constant into the current section. The <code>.float</code> directive is not valid in the <code>.bss</code> section.
<code>.globl symbol1, symbol2, ..., symbolN</code>	The <code>.globl</code> directive declares each <i>symbol</i> in the list to be <i>global</i> . Each symbol is either defined externally or defined in the input file and accessible in other files. Default bindings for the symbol are overridden. A global symbol definition in one file satisfies an undefined reference to the same global symbol in another file. Multiple definitions of a defined

	global symbol are not allowed. If a defined global symbol has more than one definition, an error occurs. The <code>.globl</code> directive only declares the symbol to be global in scope, it does not define the symbol.
<code>.group group, section, #comdat</code>	The <code>.group</code> directive adds <i>section</i> to a COMDAT <i>group</i> . Refer to “COMDAT Section” in Oracle Solaris 11.4 Linkers and Libraries Guide for additional information about COMDAT.
<code>.hidden symbol1, symbol2, ..., symbolN</code>	The <code>.hidden</code> directive declares each <i>symbol</i> in the list to have <i>hidden</i> linker scoping. All references to <i>symbol</i> within a dynamic module bind to the definition within that module. <i>Symbol</i> is not visible outside of the module.
<code>.ident "string"</code>	The <code>.ident</code> directive creates an entry in the <code>.comment</code> section containing <i>string</i> . <i>String</i> is any sequence of characters, not including the double quote (<code>"</code>). To include the double quote character within a string, precede the double quote character with a backslash (<code>\</code>) (ASCII 0x5C).
<code>.lcomm name, size, alignment</code>	The <code>.lcomm</code> directive allocates storage in the <code>.bss</code> section. The storage is referenced by the symbol <i>name</i> , and has a size of <i>size</i> bytes. <i>Name</i> cannot be predefined, and <i>size</i> must be a positive integer. If <i>alignment</i> is specified, the address of <i>name</i> is aligned to a multiple of <i>alignment</i> bytes. If <i>alignment</i> is not specified, the default alignment is 4 bytes.
<code>.local symbol1, symbol2, ..., symbolN</code>	The <code>.local</code> directive declares each <i>symbol</i> in the list to be <i>local</i> . Each symbol is defined in the input file and not accessible to other files. Default bindings for the symbols are overridden. Symbols declared with the <code>.local</code> directive take precedence over <i>weak</i> and <i>global</i> symbols. (See “Symbol Table Section” in Oracle Solaris 11.4 Linkers and Libraries Guide for a description of global and weak symbols.) Because local symbols are not accessible to other files, local symbols of the same name may exist in multiple files. The <code>.local</code> directive only declares the symbol to be local in scope, it does not define the symbol.
<code>.long expression1, expression2, ..., expressionN</code>	The <code>.long</code> directive generates a long integer (32-bit, two's complement value) for each <i>expression</i> into the current section. Each <i>expression</i> must be a 32-bit value and must evaluate to an integer value. The <code>.long</code> directive is not valid for the <code>.bss</code> section.
<code>.popsection</code>	The <code>.popsection</code> directive pops the top of the section stack and continues processing of the popped section.
<code>.previous</code>	The <code>.previous</code> directive continues processing of the previous section.

<code>.pushsection section</code>	The <code>.pushsection</code> directive pushes the specified section onto the section stack and switches to another section.
<code>.quad expression1, expression2, ..., expressionN</code>	The <code>.quad</code> directive generates an initialized word (64-bit, two's complement value) for each <i>expression</i> into the current section. Each <i>expression</i> must be a 64-bit value, and must evaluate to an integer value. The <code>.quad</code> directive is not valid for the <code>.bss</code> section.
<code>.rel symbol@ type</code>	The <code>.rel</code> directive generates the specified relocation entry <i>type</i> for the specified <i>symbol</i> . The <code>.lit</code> directive supports TLS (thread-local storage). Refer to Chapter 16, “Thread-Local Storage” in Oracle Solaris 11.4 Linkers and Libraries Guide for additional information about TLS.
<code>.section section, attributes</code>	The <code>.section</code> directive makes <i>section</i> the current section. If <i>section</i> does not exist, a new section with the specified name and attributes is created. If <i>section</i> is a non-reserved section, <i>attributes</i> must be included the first time <i>section</i> is specified by the <code>.section</code> directive.
<code>.set symbol, expression</code>	The <code>.set</code> directive assigns the value of <i>expression</i> to <i>symbol</i> . <i>Expression</i> can be any legal expression that evaluates to a numerical value.
<code>.size symbol, expr</code>	Declares the symbol size to be <i>expr</i> . <i>expr</i> must be an absolute expression.
<code>.skip integer, value</code>	While generating values for any data section, the <code>.skip</code> directive causes <i>integer</i> bytes to be skipped over, or, optionally, filled with the specified <i>value</i> .
<code>.sleb128 expression</code>	The <code>.sleb128</code> directive generates a signed, little-endian, base 128 number from <i>expression</i> .
<code>.string "string"</code>	The <code>.string</code> directive places the characters in <i>string</i> into the object module at the current location and terminates the string with a null byte (<code>\0</code>). <i>String</i> must be enclosed in double quotes (<code>"</code>) (ASCII 0x22). The <code>.string</code> directive is not valid for the <code>.bss</code> section.
<code>.symbolic symbol1, symbol2, ..., symbolN</code>	The <code>.symbolic</code> directive declares each <i>symbol</i> in the list to have <i>symbolic</i> linker scoping. All references to <i>symbol</i> within a dynamic module bind to the definition within that module. Outside of the module, <i>symbol</i> is treated as global.
<code>.tbss</code>	The <code>.tbss</code> directive changes the current section to <code>.tbss</code> . The <code>.tbss</code> section contains uninitialized TLS data objects that will be initialized to zero by the runtime linker.

<code>.tcomm</code>	The <code>.tcomm</code> directive defines a TLS common block.
<code>.tdata</code>	The <code>.tdata</code> directive changes the current section to <code>.tdata</code> . The <code>.tdata</code> section contains the initialization image for initialized TLS data objects.
<code>.text</code>	The <code>.text</code> directive defines the current section as <code>.text</code> .
<code>.type symbol[, symbol, ..., symbol], type[, visibility]</code>	<p>Declares the type of symbol, where <i>type</i> can be:</p> <p><code>#object #tls_object #function #no_type</code></p> <p>and where <i>visibility</i> can be one of:</p> <p><code>#hidden #protected #eliminate #singleton #exported #internal</code></p>
<code>.uleb128 expression</code>	The <code>.uleb128</code> directive generates an unsigned, little-endian, base 128 number from <i>expression</i> .
<code>.value expression1, expression2, ..., expressionN</code>	The <code>.value</code> directive generates an initialized word (16-bit, two's complement value) for each <i>expression</i> into the current section. Each <i>expression</i> must be a 16-bit integer value. The <code>.value</code> directive is not valid for the <code>.bss</code> section.
<code>.weak symbol1, symbol2, ..., symbolN</code>	<p>The <code>.weak</code> directive declares each <i>symbol</i> in the argument list to be defined either externally or in the input file and accessible to other files. Default bindings of the symbol are overridden by the <code>.weak</code> directive. A <i>weak</i> symbol definition in one file satisfies an undefined reference to a global symbol of the same name in another file. Unresolved <i>weak</i> symbols have a default value of zero. The link editor does not resolve these symbols. If a <i>weak</i> symbol has the same name as a defined <i>global</i> symbol, the weak symbol is ignored and no error results. The <code>.weak</code> directive does not define the symbol.</p>
<code>.zero expression</code>	While filling a data section, the <code>.zero</code> directive fills the number of bytes specified by <i>expression</i> with zero (0).

Instruction Set Mapping

This chapter provides a general mapping between the Oracle Solaris x86 assembly language mnemonics and the Intel or Advanced Micro Devices (AMD) mnemonics. Refer to [Table 1, “Instruction References,”](#) on page 36 for details on individual processor instructions.

- [“3.1 Instruction Overview”](#) on page 36
- [“3.2 General-Purpose Instructions”](#) on page 37
- [“3.3 Floating-Point Instructions”](#) on page 49
- [“3.4 SIMD State Management Instructions”](#) on page 54
- [Table 21, “ADX Instructions,”](#) on page 55
- [“3.6 AES Instructions”](#) on page 55
- [“3.7 AVX Instructions”](#) on page 56
- [“3.8 AVX2 Instructions”](#) on page 79
- [“3.10 BMI1 Instructions”](#) on page 135
- [“3.11 BMI2 Instructions”](#) on page 135
- [“3.12 CLWB Instructions”](#) on page 136
- [“3.13 F16C Instructions”](#) on page 136
- [“3.14 FMA Instructions”](#) on page 137
- [“3.15 FSGSBASE Instructions”](#) on page 143
- [“3.16 MMX Instructions”](#) on page 143
- [“3.18 MOVBE Instructions”](#) on page 148
- [“3.17 MPX Instructions”](#) on page 147
- [“3.19 PCLMULQDQ Instructions”](#) on page 148
- [“3.20 PREFETCH Instructions”](#) on page 149
- [“3.23 RDRAND Instructions”](#) on page 150
- [“3.24 RDSEED Instructions”](#) on page 151
- [“3.21 SGX Instructions”](#) on page 149
- [“3.22 SHA Instructions”](#) on page 150
- [“3.25 SSE Instructions”](#) on page 151
- [“3.26 SSE2 Instructions”](#) on page 158

- [“3.27 SSE3 Instructions” on page 166](#)
- [“3.28 SSE4a Instructions” on page 167](#)
- [“3.29 SSE4.1 Instructions” on page 167](#)
- [“3.30 SSE4.2 Instructions” on page 170](#)
- [“3.31 SSSE3 Instructions” on page 170](#)
- [“3.32 Transactional Synchronization Extensions” on page 171](#)
- [“3.33 Operating System Support Instructions” on page 172](#)
- [“3.34 VMX Instructions” on page 173](#)
- [“3.35 XSAVE Instructions” on page 174](#)
- [“3.36 3DNow Instructions” on page 174](#)

3.1 Instruction Overview

It is beyond the scope of this manual to document the x86 architecture instruction set. This chapter provides a general mapping between the Oracle Solaris x86 assembly language mnemonics and the Intel or AMD mnemonics to enable you to refer to the Intel or AMD documentation for detailed information about a specific instruction. Instructions are listed in tables with the following sections:

- Oracle Solaris mnemonic
- Intel/AMD mnemonic
- Description (short)
- Notes
- Reference

The reference column lists the page number and code for the Intel or AMD manual that documents the instruction. See [Table 1, “Instruction References,” on page 36](#) for the codes and links to the associated manuals.

For certain Oracle Solaris mnemonics, the allowed data type suffixes for that mnemonic are indicated in braces ({}) following the mnemonic. For example, `bswap{lq}` indicates that the following mnemonics are valid: `bswap`, `bswapl` (which is the default and equivalent to `bswap`), and `bswapq`. See [“2.2.1 Instructions in Assembly Language” on page 24](#) for information about data type suffixes.

TABLE 1 Instruction References

Manual Code	Name of the Document	Volume	Link
253666-048US/Sep.2013	Intel 64 and IA-32	2A	Instruction Set Reference, A-M

Manual Code	Name of the Document	Volume	Link
	Architectures Software Developer's Manual		
253667-048US/Sep.2013	Intel 64 and IA-32 Architectures Software Developer's Manual	2B	Instruction Set Reference, N-Z
326019-048US/Sep.2013	Intel 64 and IA-32 Architectures Software Developer's Manual	3C	System Programming Guide, Part 3
319433-016/Oct.2013	Intel Architecture Instruction Set Extensions Programming Reference	-	-
AMD: 24594-Rev.3.20-May.2013	AMD64 Architecture Programmer's Manual	3	General-Purpose and System Instructions
AMD: 26568-Rev.3.18-Oct.2013	AMD64 Architecture Programmer's Manual	4	128-Bit and 256-Bit Media Instructions
AMD: 26569-Rev.3.13-May.2013	AMD64 Architecture Programmer's Manual	5	64-Bit Media and x87 Floating-Point Instructions

To locate a specific Oracle Solaris x86 mnemonic, look up the mnemonic in the index.

3.2 General-Purpose Instructions

The general-purpose instructions perform basic data movement, memory addressing, arithmetic and logical operations, program flow control, input/output, and string operations on integer, pointer, and BCD data types.

3.2.1 Data Transfer Instructions

The data transfer instructions move data between memory and the general-purpose and segment registers, and perform operations such as conditional moves, stack access, and data conversion.

TABLE 2 Data Transfer Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
<code>bswap{lq}</code>	<code>BSWAP</code>	byte swap	<code>bswapq</code> valid only under <code>-m64</code>
<code>cbtw</code>	<code>CBW</code>	convert byte to word	
<code>cltd</code>	<code>CDQ</code>	convert doubleword to quadword	<code>%eax</code> → <code>%edx:%eax</code>
<code>cltq</code>	<code>CDQE</code>	convert doubleword to quadword	<code>%eax</code> → <code>%rax</code> <code>cltq</code> valid only under <code>-m64</code>
<code>cmova{wlq}, cmov {wlq}.a</code>	<code>CMOVA</code>	conditional move if above	<code>cmovaq</code> valid only under <code>-m64</code>
<code>cmovae{wlq}, cmov {wlq}.ae</code>	<code>CMOVAE</code>	conditional move if above or equal	<code>cmovaeq</code> valid only under <code>-m64</code>
<code>cmovb{wlq}, cmov {wlq}.b</code>	<code>CMOVB</code>	conditional move if below	<code>cmovbq</code> valid only under <code>-m64</code>
<code>cmovbe{wlq}, cmov {wlq}.be</code>	<code>CMOVBE</code>	conditional move if below or equal	<code>cmovbeq</code> valid only under <code>-m64</code>
<code>cmovc{wlq}, cmov {wlq}.c</code>	<code>CMOVC</code>	conditional move if carry	<code>cmovcq</code> valid only under <code>-m64</code>
<code>cmove{wlq}, cmov {wlq}.e</code>	<code>CMOVE</code>	conditional move if equal	<code>cmoveq</code> valid only under <code>-m64</code>
<code>cmovg{wlq}, cmov {wlq}.g</code>	<code>CMOVG</code>	conditional move if greater	<code>cmovgq</code> valid only under <code>-m64</code>
<code>cmovge{wlq}, cmov {wlq}.ge</code>	<code>CMOVGE</code>	conditional move if greater or equal	<code>cmovgeq</code> valid only under <code>-m64</code>
<code>cmovl{wlq}, cmov {wlq}.l</code>	<code>CMOVL</code>	conditional move if less	<code>cmovlq</code> valid only under <code>-m64</code>
<code>cmovle{wlq}, cmov {wlq}.le</code>	<code>CMOVLE</code>	conditional move if less or equal	<code>cmovleq</code> valid only under <code>-m64</code>
<code>cmovna{wlq}, cmov {wlq}.na</code>	<code>CMOVNA</code>	conditional move if not above	<code>cmovnaq</code> valid only under <code>-m64</code>
<code>cmovnae{wlq}, cmov {wlq}.nae</code>	<code>CMOVNAE</code>	conditional move if not above or equal	<code>cmovnaeq</code> valid only under <code>-m64</code>
<code>cmovnb{wlq}, cmov {wlq}.nb</code>	<code>CMOVNB</code>	conditional move if not below	<code>cmovnbq</code> valid only under <code>-m64</code>

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
<code>cmovnbe{wlq}, cmov {wlq}.nbe</code>	CMOVNBE	conditional move if not below or equal	<code>cmovnbeq</code> valid only under -m64
<code>cmovnc{wlq}, cmov {wlq}.nc</code>	CMOVNC	conditional move if not carry	<code>cmovncq</code> valid only under -m64
<code>cmovne{wlq}, cmov {wlq}.ne</code>	CMOVNE	conditional move if not equal	<code>cmovneq</code> valid only under -m64
<code>cmovng{wlq}, cmov {wlq}.ng</code>	CMOVNG	conditional move if greater	<code>cmovngq</code> valid only under -m64
<code>cmovnge{wlq}, cmov {wlq}.nge</code>	CMOVNGE	conditional move if not greater or equal	<code>cmovngeq</code> valid only under -m64
<code>cmovnl{wlq}, cmov {wlq}.nl</code>	CMOVNL	conditional move if not less	<code>cmovnlq</code> valid only under -m64
<code>cmovnle{wlq}, cmov {wlq}.nle</code>	CMOVNLE	conditional move if not above or equal	<code>cmovnleq</code> valid only under -m64
<code>cmovno{wlq}, cmov {wlq}.no</code>	CMOVNO	conditional move if not overflow	<code>cmovnoq</code> valid only under -m64
<code>cmovnp{wlq}, cmov {wlq}.np</code>	CMOVNP	conditional move if not parity	<code>cmovnpq</code> valid only under -m64
<code>cmovns{wlq}, cmov {wlq}.ns</code>	CMOVNS	conditional move if not sign (non-negative)	<code>cmovnsq</code> valid only under -m64
<code>cmovnz{wlq}, cmov {wlq}.nz</code>	CMOVNZ	conditional move if not zero	<code>cmovnzq</code> valid only under -m64
<code>cmovo{wlq}, cmov {wlq}.o</code>	CMOVO	conditional move if overflow	<code>cmovoq</code> valid only under -m64
<code>cmovp{wlq}, cmov {wlq}.p</code>	CMOVPP	conditional move if parity	<code>cmovppq</code> valid only under -m64
<code>cmovpe{wlq}, cmov{wlq}. pe</code>	CMOVPE	conditional move if parity even	<code>cmovpeq</code> valid only under -m64
<code>cmovpo{wlq}, cmov{wlq}. po</code>	CMOVPO	conditional move if parity odd	<code>cmovpoq</code> valid only under -m64
<code>cmovs{wlq}, cmov{wlq}.s</code>	CMOVSS	conditional move if sign (negative)	<code>cmovsq</code> valid only under -m64
<code>cmovz{wlq}, cmov{wlq}.z</code>	CMOVZ	conditional move if zero	<code>cmovzq</code> valid only under -m64
<code>cmpxchg{bwlq}</code>	CMPXCHG	compare and exchange	<code>cmpxchgq</code> valid only under -m64
<code>cmpxchg8b</code>	CMPXCHG8B	compare and exchange 8 bytes	
<code>cqtd</code>	CQO	convert quadword to octword	<code>%rax → %rdx:%rax</code> <code>cqtd</code> valid only under -m64

3.2 General-Purpose Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
cqto	CQO	convert quadword to octword	%rax → %rdx:%rax cqto valid only under -m64
cwtd	CWD	convert word to doubleword	%ax → %dx:%ax
cwtl	CWDE	convert word to doubleword in %eax register	%ax → %eax
invpcid	INVPID	Invalidate Process-Context Identifier	page 3-416 (253666-048US/Sep.2013)
mov{bwlq}	MOV	move data between immediate values, general purpose registers, segment registers, and memory	movq valid only under -m64
movabs{bwlq}	MOVABS	move immediate value to register	movabs valid only under -m64
movabs{bwlq}A	MOVABS	move immediate value to register {AL, AX, GAX, RAX}	movabs valid only under -m64
movsb{wlq}, movsw{lq}	MOVSX	move and sign extend	movsbq and movswq valid only under -m64
movzb{wlq}, movzw{lq}	MOVZX	move and zero extend	movzbq and movzwq valid only under -m64
pop{wlq}	POP	pop stack	popq valid only under -m64
popaw	POPA	pop general-purpose registers from stack	popaw invalid under -m64
popal, popa	POPAD	pop general-purpose registers from stack	invalid under -m64
push{wlq}	PUSH	push onto stack	pushq valid only under -m64
pushaw	PUSHA	push general-purpose registers onto stack	pushaw invalid under -m64
pushal, pusha	PUSHAD	push general-purpose registers onto stack	invalid under -m64
xadd{bwlq}	XADD	exchange and add	xaddq valid only under -m64
xchg{bwlq}	XCHG	exchange	xchgq valid only under -m64
xchg{bwlq}A	XCHG	exchange	xchgqA valid only under -m64

3.2.2 Binary Arithmetic Instructions

The binary arithmetic instructions perform basic integer computations on operands in memory or the general-purpose registers.

TABLE 3 Binary Arithmetic Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
<code>adc{bwlq}</code>	ADC	add with carry	<code>adcq</code> valid only under -m64
<code>add{bwlq}</code>	ADD	integer add	<code>addq</code> valid only under -m64
<code>cmp{bwlq}</code>	CMP	compare	<code>cmpq</code> valid only under -m64
<code>dec{bwlq}</code>	DEC	decrement	<code>decq</code> valid only under -m64
<code>div{bwlq}</code>	DIV	divide (unsigned)	<code>divq</code> valid only under -m64
<code>idiv{bwlq}</code>	IDIV	divide (signed)	<code>idivq</code> valid only under -m64
<code>imul{bwlq}</code>	IMUL	multiply (signed)	<code>imulq</code> valid only under -m64
<code>inc{bwlq}</code>	INC	increment	<code>incq</code> valid only under -m64
<code>mul{bwlq}</code>	MUL	multiply (unsigned)	<code>mulq</code> valid only under -m64
<code>neg{bwlq}</code>	NEG	negate	<code>negq</code> valid only under -m64
<code>sbb{bwlq}</code>	SBB	subtract with borrow	<code>sbbq</code> valid only under -m64
<code>sub{bwlq}</code>	SUB	subtract	<code>subq</code> valid only under -m64

3.2.3 Decimal Arithmetic Instructions

The decimal arithmetic instructions perform decimal arithmetic on binary coded decimal (BCD) data.

TABLE 4 Decimal Arithmetic Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
<code>aaa</code>	AAA	ASCII adjust after addition	invalid under -m64
<code>aad</code>	AAD	ASCII adjust before division	invalid under -m64
<code>aam</code>	AAM	ASCII adjust after multiplication	invalid under -m64
<code>aas</code>	AAS	ASCII adjust after subtraction	invalid under -m64

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
daa	DAA	decimal adjust after addition	invalid under -m64
das	DAS	decimal adjust after subtraction	invalid under -m64

3.2.4 Logical Instructions

The logical instructions perform basic logical operations on their operands.

TABLE 5 Logical Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
and{bwlq}	AND	bitwise logical AND	andq valid only under -m64
not{bwlq}	NOT	bitwise logical NOT	notq valid only under -m64
or{bwlq}	OR	bitwise logical OR	orq valid only under -m64
xor{bwlq}	XOR	bitwise logical exclusive OR	xorq valid only under -m64

3.2.5 Shift and Rotate Instructions

The shift and rotate instructions shift and rotate the bits in their operands.

TABLE 6 Shift and Rotate Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
rcl{bwlq}	RCL	rotate through carry left	rclq valid only under -m64
rcr{bwlq}	RCR	rotate through carry right	rcrq valid only under -m64
rol{bwlq}	ROL	rotate left	rolq valid only under -m64
ror{bwlq}	ROR	rotate right	rorq valid only under -m64
sal{bwlq}	SAL	shift arithmetic left	salq valid only under -m64
sar{bwlq}	SAR	shift arithmetic right	sarq valid only under -m64
shl{bwlq}	SHL	shift logical left	shlq valid only under -m64
shld{bwlq}	SHLD	shift left double	shldq valid only under -m64
shr{bwlq}	SHR	shift logical right	shrq valid only under -m64
shrd{bwlq}	SHRD	shift right double	shrdq valid only under -m64

3.2.6 Bit and Byte Instructions

The bit instructions test and modify individual bits in operands. The byte instructions set the value of a byte operand to indicate the status of flags in the `%eflags` register.

TABLE 7 Bit and Byte Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
<code>bsf{wlq}</code>	BSF	bit scan forward	<code>bsfq</code> valid only under -m64
<code>bsr{wlq}</code>	BSR	bit scan reverse	<code>bsrq</code> valid only under -m64
<code>bt{wlq}</code>	BT	bit test	<code>btq</code> valid only under -m64
<code>btc{wlq}</code>	BTC	bit test and complement	<code>btcq</code> valid only under -m64
<code>btr{wlq}</code>	BTR	bit test and reset	<code>btrq</code> valid only under -m64
<code>bts{wlq}</code>	BTS	bit test and set	<code>btsq</code> valid only under -m64
<code>seta</code>	SETA	set byte if above	
<code>setae</code>	SETAE	set byte if above or equal	
<code>setb</code>	SETB	set byte if below	
<code>setbe</code>	SETBE	set byte if below or equal	
<code>setc</code>	SETC	set byte if carry	
<code>sete</code>	SETE	set byte if equal	
<code>setg</code>	SETG	set byte if greater	
<code>setge</code>	SETGE	set byte if greater or equal	
<code>setl</code>	SETL	set byte if less	
<code>setle</code>	SETLE	set byte if less or equal	
<code>setna</code>	SETNA	set byte if not above	
<code>setnae</code>	SETNAE	set byte if not above or equal	
<code>setnb</code>	SETNB	set byte if not below	
<code>setnbe</code>	SETNBE	set byte if not below or equal	
<code>setnc</code>	SETNC	set byte if not carry	
<code>setne</code>	SETNE	set byte if not equal	
<code>setng</code>	SETNG	set byte if not greater	
<code>setnge</code>	SETNGE	set byte if not greater or equal	
<code>setnl</code>	SETNL	set byte if not less	
<code>setnle</code>	SETNLE	set byte if not less or equal	
<code>setno</code>	SETNO	set byte if not overflow	

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
setnp	SETNP	set byte if not parity	
setns	SETNS	set byte if not sign (non-negative)	
setnz	SETNZ	set byte if not zero	
seto	SETO	set byte if overflow	
setp	SETP	set byte if parity	
setpe	SETPE	set byte if parity even	
setpo	SETPO	set byte if parity odd	
sets	SETS	set byte if sign (negative)	
setz	SETZ	set byte if zero	
test{bwlq}	TEST	logical compare	testq valid only under -m64

3.2.7 Control Transfer Instructions

The control transfer instructions control the flow of program execution.

TABLE 8 Control Transfer Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
bound{wl}	BOUND	detect value out of range	boundw invalid under -m64
call	CALL	call procedure	
enter	ENTER	high-level procedure entry	
int	INT	software interrupt	
into	INTO	interrupt on overflow	invalid under -m64
iret	IRET	return from interrupt	
ja	JA	jump if above	
jae	JAE	jump if above or equal	
jb	JB	jump if below	
jbe	JBE	jump if below or equal	
jc	JC	jump if carry	
jcxz	JCXZ	jump register %cx zero	
je	JE	jump if equal	
jecxz	JECXZ	jump register %ecx zero	invalid under -m64
jl	JL	jump if less	
jle	JLE	jump if less or equal	
jg	JG	jump if greater	
jge	JGE	jump if greater or equal	

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
jl	JL	jump if less	
jle	JLE	jump if less or equal	
jmp	JMP	jump	
jnae	JNAE	jump if not above or equal	
jnb	JNB	jump if not below	
jnbe	JNBE	jump if not below or equal	
jnc	JNC	jump if not carry	
jne	JNE	jump if not equal	
jng	JNG	jump if not greater	
jnge	JNGE	jump if not greater or equal	
jnl	JNL	jump if not less	
jnle	JNLE	jump if not less or equal	
jno	JNO	jump if not overflow	
jnp	JNP	jump if not parity	
jns	JNS	jump if not sign (non-negative)	
jnz	JNZ	jump if not zero	
jo	JO	jump if overflow	
jp	JP	jump if parity	
jpe	JPE	jump if parity even	
jpo	JPO	jump if parity odd	
js	JS	jump if sign (negative)	
jz	JZ	jump if zero	
lcall	CALL	call far procedure	valid as indirect only for -m64
leave	LEAVE	high-level procedure exit	
loop	LOOP	loop with %ecx counter	
loope	LOOPE	loop with %ecx and equal	
loopne	LOOPNE	loop with %ecx and not equal	
loopnz	LOOPNZ	loop with %ecx and not zero	
loopz	LOOPZ	loop with %ecx and zero	
lret	RET	return from far procedure	valid as indirect only for m64
ret	RET	return	

3.2.8 String Instructions

The string instructions operate on strings of bytes. Operations include storing strings in memory, loading strings from memory, comparing strings, and scanning strings for substrings.

Note - The Oracle Solaris mnemonics for certain instructions differ slightly from the Intel/AMD mnemonics. Alphabetization of the following table is by the Oracle Solaris mnemonic. All string operations default to long (doubleword).

TABLE 9 String Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
<code>cmps{q}</code>	CMPS	compare string	<code>cmpsq</code> valid only under <code>-m64</code>
<code>cmpsb</code>	CMPSB	compare byte string	
<code>cmpsl</code>	CMPSD	compare doubleword string	
<code>cmpsw</code>	CMPSW	compare word string	
<code>lods{q}</code>	LDS	load string	<code>lodsq</code> valid only under <code>-m64</code>
<code>lodsb</code>	LDSB	load byte string	
<code>lodsl</code>	LDS D	load doubleword string	
<code>lodsw</code>	LDSW	load word string	
<code>movs{q}</code>	MOVS	move string	<code>movsq</code> valid only under <code>-m64</code>
<code>movsb</code>	MOVSB	move byte string	<code>movsb</code> is not <code>movsb {wlq}</code> . See Table 2, “Data Transfer Instructions,” on page 38
<code>movsl, smovl</code>	MOVSD	move doubleword string	
<code>movsw, smovw</code>	MOVSW	move word string	<code>movsw</code> is not <code>movsw {lq}</code> . See Table 2, “Data Transfer Instructions,” on page 38
<code>rep</code>	REP	repeat while <code>%ecx</code> not zero	
<code>repnz</code>	REPNE	repeat while not equal	
<code>repnz</code>	REPZ	repeat while not zero	
<code>repz</code>	REPE	repeat while equal	
<code>repz</code>	REPZ	repeat while zero	
<code>scas{q}</code>	SCAS	scan string	<code>scasq</code> valid only under <code>-m64</code>

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
scasb	SCASB	scan byte string	
scasl	SCASD	scan doubleword string	
scasw	SCASW	scan word string	
stos{q}	STOS	store string	stosq valid only under -m64
stosb	STOSB	store byte string	
stosl	STOSD	store doubleword string	
stosw	STOSW	store word string	

3.2.9 I/O Instructions

The input/output instructions transfer data between the processor's I/O ports, registers, and memory.

TABLE 10 I/O Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
in	IN	read from a port	
ins	INS	input string from a port	
insb	INSB	input byte string from port	
insl	INSD	input doubleword string from port	
insw	INSW	input word string from port	
out	OUT	write to a port	
outs	OUTS	output string to port	
outsb	OUTSB	output byte string to port	
outsl	OUTSD	output doubleword string to port	
outsw	OUTSW	output word string to port	

3.2.10 Flag Control (EFLAG) Instructions

The status flag control instructions operate on the bits in the %eflags register.

TABLE 11 Flag Control Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
clc	CLC	clear carry flag	
cld	CLD	clear direction flag	
cli	CLI	clear interrupt flag	
cmc	CMC	complement carry flag	
lahf	LAHF	load flags into %ah register	
popfw	POPF	pop %eflags from stack	
popf{lq}	POPFL	pop %eflags from stack	popfq valid only under -m64
pushfw	PUSHF	push %eflags onto stack	
pushf{lq}	PUSHFL	push %eflags onto stack	pushfq valid only under -m64
sahf	SAHF	store %ah register into flags	
stc	STC	set carry flag	
std	STD	set direction flag	
sti	STI	set interrupt flag	

3.2.11 Segment Register Instructions

The segment register instructions load far pointers (segment addresses) into the segment registers.

TABLE 12 Segment Register Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
lds{wl}	LDS	load far pointer using %ds	ldsL and ldsw invalid under -m64
les{wl}	LES	load far pointer using %es	lesL and lesw invalid under -m64
lfs{wl}	LFS	load far pointer using %fs	
lgs{wl}	LGS	load far pointer using %gs	
lss{wl}	LSS	load far pointer using %ss	

3.2.12 Miscellaneous Instructions

The instructions documented in this section provide a number of useful functions.

TABLE 13 Miscellaneous Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
cuid	CPUID	processor identification	
lea{wlq}	LEA	load effective address	leaq valid only under -m64
nop	NOP	no operation	
ud2	UD2	undefined instruction	
xlat	XLAT	table lookup translation	
xlatb	XLATB	table lookup translation	

3.3 Floating-Point Instructions

The floating point instructions operate on floating-point, integer, and binary coded decimal (BCD) operands.

3.3.1 Data Transfer Instructions (Floating Point)

The data transfer instructions move floating-point, integer, and BCD values between memory and the floating point registers.

TABLE 14 Data Transfer Instructions (Floating-Point)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
fbld	FBLD	load BCD	
fbstp	FBSTP	store BCD and pop	
fcmovb	FCMOVB	floating-point conditional move if below	
fcmovbe	FCMOVBE	floating-point conditional move if below or equal	
fcmove	FCMOVE	floating-point conditional move if equal	
fcmovnb	FCMOVNB	floating-point conditional move if not below	
fcmovnbe	FCMOVNBE	floating-point conditional move if not below or equal	
fcmovne	FCMOVNE	floating-point conditional move if not equal	

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
fcmovnu	FCMOVNU	floating-point conditional move if unordered	
fcmovu	FCMOVU	floating-point conditional move if unordered	
fild	FILD	load integer	
fist	FIST	store integer	
fistp	FISTP	store integer and pop	
fld	FLD	load floating-point value	
fst	FST	store floating-point value	
fstp	FSTP	store floating-point value and pop	
fxch	FXCH	exchange registers	

3.3.2 Basic Arithmetic Instructions (Floating-Point)

The basic arithmetic instructions perform basic arithmetic operations on floating-point and integer operands.

TABLE 15 Basic Arithmetic Instructions (Floating-Point)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
fabs	FABS	absolute value	
fadd	FADD	add floating-point	
faddp	FADDP	add floating-point and pop	
fchs	FCHS	change sign	
fdiv	FDIV	divide floating-point	
fdivp	FDIVP	divide floating-point and pop	
fdivr	FDIVR	divide floating-point reverse	
fdivrp	FDIVRP	divide floating-point reverse and pop	
fiadd	FIADD	add integer	
fidiv	FIDIV	divide integer	
fidivr	FIDIVR	divide integer reverse	
fimul	FIMUL	multiply integer	
fisub	FISUB	subtract integer	
fisubr	FISUBR	subtract integer reverse	

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
fmul	FMUL	multiply floating-point	
fmulp	FMULP	multiply floating-point and pop	
fprem	FPREM	partial remainder	
fprem1	FPREM1	IEEE partial remainder	
frndint	FRNDINT	round to integer	
fscale	FSCALE	scale by power of two	
fsqrt	FSQRT	square root	
fsub	FSUB	subtract floating-point	
fsubp	FSUBP	subtract floating-point and pop	
fsubr	FSUBR	subtract floating-point reverse	
fsubrp	FSUBRP	subtract floating-point reverse and pop	
fextract	FXTRACT	extract exponent and significand	

3.3.3 Comparison Instructions (Floating-Point)

The floating-point comparison instructions operate on floating-point or integer operands.

TABLE 16 Comparison Instructions (Floating-Point)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
fcom	FCOM	compare floating-point	
fcomi	FCOMI	compare floating-point and set %eflags	
fcomip	FCOMIP	compare floating-point, set %eflags, and pop	
fcomp	FCOMP	compare floating-point and pop	
fcompp	FCOMPP	compare floating-point and pop twice	
ficom	FICOM	compare integer	
ficompl	FICOMPL	compare integer and pop	
ftst	FTST	test floating-point (compare with 0.0)	

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
fucom	FUCOM	unordered compare floating-point	
fucomi	FUCOMI	unordered compare floating-point and set %eflags	
fucomip	FUCOMIP	unordered compare floating-point, set %eflags, and pop	
fucomp	FUCOMP	unordered compare floating-point and pop	
fucompp	FUCOMPP	compare floating-point and pop twice	
fxam	FXAM	examine floating-point	

3.3.4 Transcendental Instructions (Floating-Point)

The transcendental instructions perform trigonometric and logarithmic operations on floating-point operands.

TABLE 17 Transcendental Instructions (Floating-Point)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
f2xm1	F2XM1	computes $2^x - 1$	
fcos	FCOS	cosine	
fpatan	FPATAN	partial arctangent	
fptan	FPTAN	partial tangent	
fsin	FSIN	sine	
fsincos	FSINCOS	sine and cosine	
fyl2x	FYL2X	computes $y * \log_2 x$	
fyl2xp1	FYL2XP1	computes $y * \log_2(x+1)$	

3.3.5 Load Constants (Floating-Point) Instructions

The load constants instructions load common constants, such as π , into the floating-point registers.

TABLE 18 Load Constants Instructions (Floating-Point)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
fld1	FLD1	load +1.0	
fldl2e	FLDL2E	load $\log_2 e$	
fldl2t	FLDL2T	load $\log_2 10$	
fldlg2	FLDLG2	load $\log_{10} 2$	
fldln2	FLDLN2	load $\log_e 2$	
fldpi	FLDPI	load π	
fldz	FLDZ	load +0.0	

3.3.6 Control Instructions (Floating-Point)

The floating-point control instructions operate on the floating-point register stack and save and restore the floating-point state.

TABLE 19 Control Instructions (Floating-Point)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
fclex	FCLEX	clear floating-point exception flags after checking for error conditions	
fdecstp	FDECSTP	decrement floating-point register stack pointer	
ffree	FFREE	free floating-point register	
fincstp	FINCSTP	increment floating-point register stack pointer	
finit	FINIT	initialize floating-point unit after checking error conditions	
fldcw	FLDCW	load floating-point unit control word	
fldenv	FLDENV	load floating-point unit environment	
fnclex	FNCLEX	clear floating-point exception flags without checking for error conditions	
fninit	FNINIT	initialize floating-point unit without checking error conditions	

3.4 SIMD State Management Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
<code>fnop</code>	<code>FNOP</code>	floating-point no operation	
<code>fnsave</code>	<code>FNSAVE</code>	save floating-point unit state without checking error conditions	
<code>fnstcw</code>	<code>FNSTCW</code>	store floating-point unit control word without checking error conditions	
<code>fnstenv</code>	<code>FNSTENV</code>	store floating-point unit environment without checking error conditions	
<code>fnstsw</code>	<code>FNSTSW</code>	store floating-point unit status word without checking error conditions	
<code>frstor</code>	<code>FRSTOR</code>	restore floating-point unit state	
<code>fsave</code>	<code>FSAVE</code>	save floating-point unit state after checking error conditions	
<code>fstcw</code>	<code>FSTCW</code>	store floating-point unit control word after checking error conditions	
<code>fstenv</code>	<code>FSTENV</code>	store floating-point unit environment after checking error conditions	
<code>fstsw</code>	<code>FSTSW</code>	store floating-point unit status word after checking error conditions	
<code>fwait</code>	<code>FWAIT</code>	wait for floating-point unit	
<code>wait</code>	<code>WAIT</code>	wait for floating-point unit	

3.4 SIMD State Management Instructions

The `fxsave` and `fxrstor` instructions save and restore the state of the floating-point unit and the MMX, XMM, and MXCSR registers.

TABLE 20 SIMD State Management Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
<code>fxrstor</code>	<code>FXRSTOR</code>	restore floating-point unit and SIMD state	
<code>fxsave</code>	<code>FXSAVE</code>	save floating-point unit and SIMD state	

3.5 ADX Instructions

TABLE 21 ADX Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
adcx	ADCX	Unsigned Integer Addition of Two Operands With Carry Flag	page 93-94 (325383-053US/Jan.2015)
adox	ADOX	Unsigned Integer Addition of Two Operands With Overflow Flag	page 108-109 (325383-053US/Jan.2015)

3.6 AES Instructions

TABLE 22 AES Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
aesdec	AESDEC	Perform One Round of an AES Decryption Flow	page 3-40 (253666-048US/Sep.2013)
aesdeclast	AESDECLAST	Perform Last Round of an AES Decryption Flow	page 3-42 (253666-048US/Sep.2013)
aesenc	AESENC	Perform One Round of an AES Encryption Flow	page 3-44 (253666-048US/Sep.2013)
aesenclast	AESENCLAST	Perform Last Round of an AES Encryption Flow	page 3-46 (253666-048US/Sep.2013)
aesimc	AESIMC	Perform the AES InvMixColumn Transformation	page 3-48 (253666-048US/Sep.2013)
aeskeygenassist	AESKEYGENASSIST	AES Round Key Generation Assist	page 3-49 (253666-048US/Sep.2013)

3.6.1 Advanced Vector Extensions of AES Instructions

TABLE 23 Advanced Vector Extensions of AES Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
vaesdec	AESDEC	Perform One Round of an AES Decryption Flow	page 3-40 (253666-048US/Sep.2013)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
vaesdeclast	AESDECLAST	Perform Last Round of an AES Decryption Flow	page 3-42 (253666-048US/Sep.2013)
vaesenc	AESENC	Perform One Round of an AES Encryption Flow	page 3-44 (253666-048US/Sep.2013)
vaesenclast	AESENCLAST	Perform Last Round of an AES Encryption Flow	page 3-46 (253666-048US/Sep.2013)
vaesimc	AESIMC	Perform the AES InvMixColumn Transformation	page 3-48 (253666-048US/Sep.2013)
vaeskeygenassist	AESKEYGENASSIST	AES Round Key Generation Assist	page 3-49 (253666-048US/Sep.2013)

3.7 AVX Instructions

TABLE 24 AVX Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
vaddpd	ADDPD	Add Packed Double-Precision Floating-Point Values	page 5-7 (319433-016/Oct.2013)
vaddps	ADDPS	Add Packed Single-Precision Floating-Point Values	page 5-10 (319433-016/Oct.2013)
vaddsd	ADDSD	Add Scalar Double-Precision Floating-Point Values	page 5-13 (319433-016/Oct.2013)
vaddss	ADDSS	Add Scalar Single-Precision Floating-Point Values	page 5-15 (319433-016/Oct.2013)
vaddsubpd	ADDSUBPD	Packed Double-FP Add/Subtract	page 3-35 (253666-048US/Sep.2013)
vaddsubps	ADDSUBPS	Packed Single-FP Add/Subtract	page 3-37 (253666-048US/Sep.2013)
vandnpd	ANDNPD	Bitwise Logical AND NOT of Packed Double-Precision Floating-Point Values	page 3-58 (253666-048US/Sep.2013)
vandnps	ANDNPS	Bitwise Logical AND NOT of Packed Single-Precision Floating-Point Values	page 3-60 (253666-048US/Sep.2013)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
vandpd	ANDPD	Bitwise Logical AND of Packed Double-Precision Floating-Point Values	page 3-54 (253666-048US/Sep.2013)
vandps	ANDPS	Bitwise Logical AND of Packed Single-Precision Floating-Point Values	page 3-56 (253666-048US/Sep.2013)
vblendpd	BLENDDP	Blend Packed Double Precision Floating-Point Values	page 3-64 (253666-048US/Sep.2013)
vblendps	BLENDPS	Blend Packed Single Precision Floating-Point Values	page 3-68 (253666-048US/Sep.2013)
vblendvpd	BLENDVPD	Variable Blend Packed Double Precision Floating-Point Values	page 3-70 (253666-048US/Sep.2013)
vblendvps	BLENDVPS	Variable Blend Packed Single Precision Floating-Point Values	page 3-72 (253666-048US/Sep.2013)
vcmpcq_ospd	CMPPD	Compare Packed Double-Precision Floating-Point Values	page 5-40 (319433-016/Oct. 2013)
vcmpcq_uqpd	CMPPD	Compare Packed Double-Precision Floating-Point Values	page 5-40 (319433-016/Oct. 2013)
vcmpcq_uspd	CMPPD	Compare Packed Double-Precision Floating-Point Values	page 5-40 (319433-016/Oct. 2013)
vcmpcpqd	CMPPD	Compare Packed Double-Precision Floating-Point Values	page 5-40 (319433-016/Oct. 2013)
vcmpfalse_ospd	CMPPD	Compare Packed Double-Precision Floating-Point Values	page 5-40 (319433-016/Oct. 2013)
vcmpfalsepd	CMPPD	Compare Packed Double-Precision Floating-Point Values	page 5-40 (319433-016/Oct. 2013)
vcmpge_oqpd	CMPPD	Compare Packed Double-Precision Floating-Point Values	page 5-40 (319433-016/Oct. 2013)
vcmpgepd	CMPPD	Compare Packed Double-Precision Floating-Point Values	page 5-40 (319433-016/Oct. 2013)
vcmpgt_oqpd	CMPPD	Compare Packed Double-Precision Floating-Point Values	page 5-40 (319433-016/Oct. 2013)

3.7 AVX Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
<code>vcmpgtpd</code>	CMPPD	Compare Packed Double-Precision Floating-Point Values	page 5-40 (319433-016/Oct. 2013)
<code>vcmpnle_qqpd</code>	CMPPD	Compare Packed Double-Precision Floating-Point Values	page 5-40 (319433-016/Oct. 2013)
<code>vcmpnlepd</code>	CMPPD	Compare Packed Double-Precision Floating-Point Values	page 5-40 (319433-016/Oct. 2013)
<code>vcmplt_qqpd</code>	CMPPD	Compare Packed Double-Precision Floating-Point Values	page 5-40 (319433-016/Oct. 2013)
<code>vcmpltpd</code>	CMPPD	Compare Packed Double-Precision Floating-Point Values	page 5-40 (319433-016/Oct. 2013)
<code>vcmpneq_qqpd</code>	CMPPD	Compare Packed Double-Precision Floating-Point Values	page 5-40 (319433-016/Oct. 2013)
<code>vcmpneq_ospd</code>	CMPPD	Compare Packed Double-Precision Floating-Point Values	page 5-40 (319433-016/Oct. 2013)
<code>vcmpneq_uspd</code>	CMPPD	Compare Packed Double-Precision Floating-Point Values	page 5-40 (319433-016/Oct. 2013)
<code>vcmpneqpd</code>	CMPPD	Compare Packed Double-Precision Floating-Point Values	page 5-40 (319433-016/Oct. 2013)
<code>vcmpnge_uqpd</code>	CMPPD	Compare Packed Double-Precision Floating-Point Values	page 5-40 (319433-016/Oct. 2013)
<code>vcmpngepd</code>	CMPPD	Compare Packed Double-Precision Floating-Point Values	page 5-40 (319433-016/Oct. 2013)
<code>vcmpngt_uqpd</code>	CMPPD	Compare Packed Double-Precision Floating-Point Values	page 5-40 (319433-016/Oct. 2013)
<code>vcmpngtpd</code>	CMPPD	Compare Packed Double-Precision Floating-Point Values	page 5-40 (319433-016/Oct. 2013)
<code>vcmpnle_uqpd</code>	CMPPD	Compare Packed Double-Precision Floating-Point Values	page 5-40 (319433-016/Oct. 2013)
<code>vcmpnlepd</code>	CMPPD	Compare Packed Double-Precision Floating-Point Values	page 5-40 (319433-016/Oct. 2013)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
<code>vcmpnlt_uqpd</code>	CMPPD	Compare Packed Double-Precision Floating-Point Values	page 5-40 (319433-016/Oct. 2013)
<code>vcmpnltpd</code>	CMPPD	Compare Packed Double-Precision Floating-Point Values	page 5-40 (319433-016/Oct. 2013)
<code>vcmpord_spd</code>	CMPPD	Compare Packed Double-Precision Floating-Point Values	page 5-40 (319433-016/Oct. 2013)
<code>vcmpordpd</code>	CMPPD	Compare Packed Double-Precision Floating-Point Values	page 5-40 (319433-016/Oct. 2013)
<code>vcmpdpd</code>	CMPPD	Compare Packed Double-Precision Floating-Point Values	page 5-40 (319433-016/Oct. 2013)
<code>vcmptrue_uspd</code>	CMPPD	Compare Packed Double-Precision Floating-Point Values	page 5-40 (319433-016/Oct. 2013)
<code>vcmptruepd</code>	CMPPD	Compare Packed Double-Precision Floating-Point Values	page 5-40 (319433-016/Oct. 2013)
<code>vcmpunord_spd</code>	CMPPD	Compare Packed Double-Precision Floating-Point Values	page 5-40 (319433-016/Oct. 2013)
<code>vcmpunordpd</code>	CMPPD	Compare Packed Double-Precision Floating-Point Values	page 5-40 (319433-016/Oct. 2013)
<code>vcmpeq_osps</code>	CMPPS	Compare Packed Single-Precision Floating-Point Values	page 5-46 (319433-016/Oct. 2013)
<code>vcmpeq_uqps</code>	CMPPS	Compare Packed Single-Precision Floating-Point Values	page 5-46 (319433-016/Oct. 2013)
<code>vcmpeq_usps</code>	CMPPS	Compare Packed Single-Precision Floating-Point Values	page 5-46 (319433-016/Oct. 2013)
<code>vcmpeqps</code>	CMPPS	Compare Packed Single-Precision Floating-Point Values	page 5-46 (319433-016/Oct. 2013)
<code>vcmpfalse_osps</code>	CMPPS	Compare Packed Single-Precision Floating-Point Values	page 5-46 (319433-016/Oct. 2013)
<code>vcmpfalseps</code>	CMPPS	Compare Packed Single-Precision Floating-Point Values	page 5-46 (319433-016/Oct. 2013)

3.7 AVX Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
<code>vcmpge_qps</code>	CMPPS	Compare Packed Single-Precision Floating-Point Values	page 5-46 (319433-016/Oct. 2013)
<code>vcmpgeps</code>	CMPPS	Compare Packed Single-Precision Floating-Point Values	page 5-46 (319433-016/Oct. 2013)
<code>vcmpgt_qps</code>	CMPPS	Compare Packed Single-Precision Floating-Point Values	page 5-46 (319433-016/Oct. 2013)
<code>vcmpgtps</code>	CMPPS	Compare Packed Single-Precision Floating-Point Values	page 5-46 (319433-016/Oct. 2013)
<code>vcmpge_qps</code>	CMPPS	Compare Packed Single-Precision Floating-Point Values	page 5-46 (319433-016/Oct. 2013)
<code>vcmpleps</code>	CMPPS	Compare Packed Single-Precision Floating-Point Values	page 5-46 (319433-016/Oct. 2013)
<code>vcmpgt_qps</code>	CMPPS	Compare Packed Single-Precision Floating-Point Values	page 5-46 (319433-016/Oct. 2013)
<code>vcmpgtps</code>	CMPPS	Compare Packed Single-Precision Floating-Point Values	page 5-46 (319433-016/Oct. 2013)
<code>vcmpneq_qps</code>	CMPPS	Compare Packed Single-Precision Floating-Point Values	page 5-46 (319433-016/Oct. 2013)
<code>vcmpneq_osps</code>	CMPPS	Compare Packed Single-Precision Floating-Point Values	page 5-46 (319433-016/Oct. 2013)
<code>vcmpneq_usps</code>	CMPPS	Compare Packed Single-Precision Floating-Point Values	page 5-46 (319433-016/Oct. 2013)
<code>vcmpneqps</code>	CMPPS	Compare Packed Single-Precision Floating-Point Values	page 5-46 (319433-016/Oct. 2013)
<code>vcmpnge_qps</code>	CMPPS	Compare Packed Single-Precision Floating-Point Values	page 5-46 (319433-016/Oct. 2013)
<code>vcmpngeps</code>	CMPPS	Compare Packed Single-Precision Floating-Point Values	page 5-46 (319433-016/Oct. 2013)
<code>vcmpngt_qps</code>	CMPPS	Compare Packed Single-Precision Floating-Point Values	page 5-46 (319433-016/Oct. 2013)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
vcmpngtps	CMPPS	Compare Packed Single-Precision Floating-Point Values	page 5-46 (319433-016/Oct. 2013)
vcmpnle_uqps	CMPPS	Compare Packed Single-Precision Floating-Point Values	page 5-46 (319433-016/Oct. 2013)
vcmpnleps	CMPPS	Compare Packed Single-Precision Floating-Point Values	page 5-46 (319433-016/Oct. 2013)
vcmpnl_t_uqps	CMPPS	Compare Packed Single-Precision Floating-Point Values	page 5-46 (319433-016/Oct. 2013)
vcmpnltps	CMPPS	Compare Packed Single-Precision Floating-Point Values	page 5-46 (319433-016/Oct. 2013)
vcmpord_sps	CMPPS	Compare Packed Single-Precision Floating-Point Values	page 5-46 (319433-016/Oct. 2013)
vcmpordps	CMPPS	Compare Packed Single-Precision Floating-Point Values	page 5-46 (319433-016/Oct. 2013)
vcmppps	CMPPS	Compare Packed Single-Precision Floating-Point Values	page 5-46 (319433-016/Oct. 2013)
vcmptrue_usps	CMPPS	Compare Packed Single-Precision Floating-Point Values	page 5-46 (319433-016/Oct. 2013)
vcmptrueps	CMPPS	Compare Packed Single-Precision Floating-Point Values	page 5-46 (319433-016/Oct. 2013)
vcmpunord_sps	CMPPS	Compare Packed Single-Precision Floating-Point Values	page 5-46 (319433-016/Oct. 2013)
vcmpunordps	CMPPS	Compare Packed Single-Precision Floating-Point Values	page 5-46 (319433-016/Oct. 2013)
vcmpeq_ossd	CMPSD	Compare Scalar Double-Precision Floating-Point Value	page 5-52 (319433-016/Oct. 2013)
vcmpeq_uqsd	CMPSD	Compare Scalar Double-Precision Floating-Point Value	page 5-52 (319433-016/Oct. 2013)
vcmpeq_ussd	CMPSD	Compare Scalar Double-Precision Floating-Point Value	page 5-52 (319433-016/Oct. 2013)

3.7 AVX Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
vcmpeqsd	CMPSD	Compare Scalar Double-Precision Floating-Point Value	page 5-52 (319433-016/Oct. 2013)
vcmpfalse_ossd	CMPSD	Compare Scalar Double-Precision Floating-Point Value	page 5-52 (319433-016/Oct. 2013)
vcmpfalsesd	CMPSD	Compare Scalar Double-Precision Floating-Point Value	page 5-52 (319433-016/Oct. 2013)
vcmpge_ossd	CMPSD	Compare Scalar Double-Precision Floating-Point Value	page 5-52 (319433-016/Oct. 2013)
vcmpgesd	CMPSD	Compare Scalar Double-Precision Floating-Point Value	page 5-52 (319433-016/Oct. 2013)
vcmpgt_ossd	CMPSD	Compare Scalar Double-Precision Floating-Point Value	page 5-52 (319433-016/Oct. 2013)
vcmpgtsd	CMPSD	Compare Scalar Double-Precision Floating-Point Value	page 5-52 (319433-016/Oct. 2013)
vcmplessd	CMPSD	Compare Scalar Double-Precision Floating-Point Value	page 5-52 (319433-016/Oct. 2013)
vcmplesd	CMPSD	Compare Scalar Double-Precision Floating-Point Value	page 5-52 (319433-016/Oct. 2013)
vcmplt_ossd	CMPSD	Compare Scalar Double-Precision Floating-Point Value	page 5-52 (319433-016/Oct. 2013)
vcmpltsd	CMPSD	Compare Scalar Double-Precision Floating-Point Value	page 5-52 (319433-016/Oct. 2013)
vcmpneq_ossd	CMPSD	Compare Scalar Double-Precision Floating-Point Value	page 5-52 (319433-016/Oct. 2013)
vcmpneq_ossd	CMPSD	Compare Scalar Double-Precision Floating-Point Value	page 5-52 (319433-016/Oct. 2013)
vcmpneq_ussd	CMPSD	Compare Scalar Double-Precision Floating-Point Value	page 5-52 (319433-016/Oct. 2013)
vcmpneqsd	CMPSD	Compare Scalar Double-Precision Floating-Point Value	page 5-52 (319433-016/Oct. 2013)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
<code>vcmpnge_uqsd</code>	CMPSD	Compare Scalar Double-Precision Floating-Point Value	page 5-52 (319433-016/Oct. 2013)
<code>vcmpngesd</code>	CMPSD	Compare Scalar Double-Precision Floating-Point Value	page 5-52 (319433-016/Oct. 2013)
<code>vcmpngt_uqsd</code>	CMPSD	Compare Scalar Double-Precision Floating-Point Value	page 5-52 (319433-016/Oct. 2013)
<code>vcmpngtsd</code>	CMPSD	Compare Scalar Double-Precision Floating-Point Value	page 5-52 (319433-016/Oct. 2013)
<code>vcmpnle_uqsd</code>	CMPSD	Compare Scalar Double-Precision Floating-Point Value	page 5-52 (319433-016/Oct. 2013)
<code>vcmpnlesd</code>	CMPSD	Compare Scalar Double-Precision Floating-Point Value	page 5-52 (319433-016/Oct. 2013)
<code>vcmpnlt_uqsd</code>	CMPSD	Compare Scalar Double-Precision Floating-Point Value	page 5-52 (319433-016/Oct. 2013)
<code>vcmpnltsd</code>	CMPSD	Compare Scalar Double-Precision Floating-Point Value	page 5-52 (319433-016/Oct. 2013)
<code>vcmpord_ssd</code>	CMPSD	Compare Scalar Double-Precision Floating-Point Value	page 5-52 (319433-016/Oct. 2013)
<code>vcmpordsd</code>	CMPSD	Compare Scalar Double-Precision Floating-Point Value	page 5-52 (319433-016/Oct. 2013)
<code>vcmpsd</code>	CMPSD	Compare Scalar Double-Precision Floating-Point Value	page 5-52 (319433-016/Oct. 2013)
<code>vcmptrue_ussd</code>	CMPSD	Compare Scalar Double-Precision Floating-Point Value	page 5-52 (319433-016/Oct. 2013)
<code>vcmptruesd</code>	CMPSD	Compare Scalar Double-Precision Floating-Point Value	page 5-52 (319433-016/Oct. 2013)
<code>vcmpunord_ssd</code>	CMPSD	Compare Scalar Double-Precision Floating-Point Value	page 5-52 (319433-016/Oct. 2013)
<code>vcmpunordsd</code>	CMPSD	Compare Scalar Double-Precision Floating-Point Value	page 5-52 (319433-016/Oct. 2013)

3.7 AVX Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
<code>vcmpcq_oss</code>	CMPSS	Compare Scalar Single-Precision Floating-Point Value	page 5-57 (319433-016/Oct. 2013)
<code>vcmpcq_uqss</code>	CMPSS	Compare Scalar Single-Precision Floating-Point Value	page 5-57 (319433-016/Oct. 2013)
<code>vcmpcq_uss</code>	CMPSS	Compare Scalar Single-Precision Floating-Point Value	page 5-57 (319433-016/Oct. 2013)
<code>vcmpqss</code>	CMPSS	Compare Scalar Single-Precision Floating-Point Value	page 5-57 (319433-016/Oct. 2013)
<code>vcmpfalse_oss</code>	CMPSS	Compare Scalar Single-Precision Floating-Point Value	page 5-57 (319433-016/Oct. 2013)
<code>vcmpfalsess</code>	CMPSS	Compare Scalar Single-Precision Floating-Point Value	page 5-57 (319433-016/Oct. 2013)
<code>vcmpge_oss</code>	CMPSS	Compare Scalar Single-Precision Floating-Point Value	page 5-57 (319433-016/Oct. 2013)
<code>vcmpgeqss</code>	CMPSS	Compare Scalar Single-Precision Floating-Point Value	page 5-57 (319433-016/Oct. 2013)
<code>vcmpgt_oss</code>	CMPSS	Compare Scalar Single-Precision Floating-Point Value	page 5-57 (319433-016/Oct. 2013)
<code>vcmpgtss</code>	CMPSS	Compare Scalar Single-Precision Floating-Point Value	page 5-57 (319433-016/Oct. 2013)
<code>vcmpge_oss</code>	CMPSS	Compare Scalar Single-Precision Floating-Point Value	page 5-57 (319433-016/Oct. 2013)
<code>vcmpless</code>	CMPSS	Compare Scalar Single-Precision Floating-Point Value	page 5-57 (319433-016/Oct. 2013)
<code>vcmplt_oss</code>	CMPSS	Compare Scalar Single-Precision Floating-Point Value	page 5-57 (319433-016/Oct. 2013)
<code>vcmpltss</code>	CMPSS	Compare Scalar Single-Precision Floating-Point Value	page 5-57 (319433-016/Oct. 2013)
<code>vcmpneq_oss</code>	CMPSS	Compare Scalar Single-Precision Floating-Point Value	page 5-57 (319433-016/Oct. 2013)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
<code>vcmpneq_oss</code>	CMPSS	Compare Scalar Single-Precision Floating-Point Value	page 5-57 (319433-016/Oct. 2013)
<code>vcmpneq_uss</code>	CMPSS	Compare Scalar Single-Precision Floating-Point Value	page 5-57 (319433-016/Oct. 2013)
<code>vcmpneqss</code>	CMPSS	Compare Scalar Single-Precision Floating-Point Value	page 5-57 (319433-016/Oct. 2013)
<code>vcmpnge_uqss</code>	CMPSS	Compare Scalar Single-Precision Floating-Point Value	page 5-57 (319433-016/Oct. 2013)
<code>vcmpngess</code>	CMPSS	Compare Scalar Single-Precision Floating-Point Value	page 5-57 (319433-016/Oct. 2013)
<code>vcmpngt_uqss</code>	CMPSS	Compare Scalar Single-Precision Floating-Point Value	page 5-57 (319433-016/Oct. 2013)
<code>vcmpngtss</code>	CMPSS	Compare Scalar Single-Precision Floating-Point Value	page 5-57 (319433-016/Oct. 2013)
<code>vcmpnle_uqss</code>	CMPSS	Compare Scalar Single-Precision Floating-Point Value	page 5-57 (319433-016/Oct. 2013)
<code>vcmpnless</code>	CMPSS	Compare Scalar Single-Precision Floating-Point Value	page 5-57 (319433-016/Oct. 2013)
<code>vcmpnlt_uqss</code>	CMPSS	Compare Scalar Single-Precision Floating-Point Value	page 5-57 (319433-016/Oct. 2013)
<code>vcmpnltss</code>	CMPSS	Compare Scalar Single-Precision Floating-Point Value	page 5-57 (319433-016/Oct. 2013)
<code>vcmpord_oss</code>	CMPSS	Compare Scalar Single-Precision Floating-Point Value	page 5-57 (319433-016/Oct. 2013)
<code>vcmpordss</code>	CMPSS	Compare Scalar Single-Precision Floating-Point Value	page 5-57 (319433-016/Oct. 2013)
<code>vcmpss</code>	CMPSS	Compare Scalar Single-Precision Floating-Point Value	page 5-57 (319433-016/Oct. 2013)
<code>vcmptrue_uss</code>	CMPSS	Compare Scalar Single-Precision Floating-Point Value	page 5-57 (319433-016/Oct. 2013)

3.7 AVX Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
<code>vcmptrue</code>	CMPSS	Compare Scalar Single-Precision Floating-Point Value	page 5-57 (319433-016/Oct. 2013)
<code>vcmpunord_</code>	CMPSS	Compare Scalar Single-Precision Floating-Point Value	page 5-57 (319433-016/Oct. 2013)
<code>vcmpunordss</code>	CMPSS	Compare Scalar Single-Precision Floating-Point Value	page 5-57 (319433-016/Oct. 2013)
<code>vcomisd</code>	COMISD	Compare Scalar Ordered Double-Precision Floating-Point Values and Set EFLAGS	page 5-62 (319433-016/Oct. 2013)
<code>vcomiss</code>	COMISS	Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS	page 5-64 (319433-016/Oct. 2013)
<code>vcvtqd2pd</code>	CVTDQ2PD	Convert Packed Doubleword Integers to Packed Double-Precision Floating-Point Values	page 5-79 (319433-016/Oct. 2013)
<code>vcvtqd2ps</code>	CVTDQ2PS	Convert Packed Doubleword Integers to Packed Single-Precision Floating-Point Values	page 5-82 (319433-016/Oct. 2013)
<code>vcvtqd2dq(x y)</code>	CVTPD2DQ	Convert Packed Double-Precision Floating-Point Values to Packed Doubleword Integers	page 5-85 (319433-016/Oct. 2013)
<code>vcvtqd2ps(x y)</code>	CVTPD2PS	Convert Packed Double-Precision Floating-Point Values to Packed Single-Precision Floating-Point Values	page 5-88 (319433-016/Oct. 2013)
<code>vcvtps2dq</code>	CVTPS2DQ	Convert Packed Single-Precision Floating-Point Values to Packed Signed Doubleword Integer Values	page 5-100 (319433-016/Oct. 2013)
<code>vcvtps2pd</code>	CVTPS2PD	Convert Packed Single-Precision Floating-Point Values to Packed Double-Precision Floating-Point	page (319433-016/Oct.2013)
<code>vcvtqd2si(q l)</code>	CVTSD2SI	Convert Scalar Double-Precision Floating-Point Value to Doubleword Integer	page 5-108 (319433-016/Oct. 2013)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
<code>vcvtss2sd</code>	<code>CVTSS2SD</code>	Convert Scalar Single-Precision Floating-Point Value to Scalar Double-Precision Floating-Point Value	page 5-112 (319433-016/Oct. 2013)
<code>vcvtss2sd(q l)</code>	<code>CVTSS2SD</code>	Convert Doubleword Integer to Scalar Double-Precision Floating-Point Value	page 5-114 (319433-016/Oct. 2013)
<code>vcvtss2ss(q l)</code>	<code>CVTSS2SS</code>	Convert Doubleword Integer to Scalar Single-Precision Floating-Point Value	page 5-116 (319433-016/Oct. 2013)
<code>vcvtss2sd</code>	<code>CVTSS2SD</code>	Convert Scalar Single-Precision Floating-Point Value to Scalar Double-Precision Floating-Point Value	page 5-118 (319433-016/Oct. 2013)
<code>vcvtss2si(q l)</code>	<code>CVTSS2SI</code>	Convert Scalar Single-Precision Floating-Point Value to Doubleword Integer	page 5-120 (319433-016/Oct. 2013)
<code>vcvtss2dq(x y)</code>	<code>CVTSS2DQ</code>	Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Doubleword	page (319433-016/Oct.2013)
<code>vcvtss2dq</code>	<code>CVTSS2DQ</code>	Convert with Truncation Packed Single-Precision Floating-Point Values to Packed Signed Doubleword	page (319433-016/Oct.2013)
<code>vcvtss2si(q l)</code>	<code>CVTSS2SI</code>	Convert with Truncation Scalar Double-Precision Floating-Point Value to Signed Integer	page 5-134 (319433-016/Oct. 2013)
<code>vcvtss2si(q l)</code>	<code>CVTSS2SI</code>	Convert with Truncation Scalar Single-Precision Floating-Point Value to Integer	page 5-137 (319433-016/Oct. 2013)
<code>vdivpd</code>	<code>DIVPD</code>	Divide Packed Double-Precision Floating-Point Values	page 5-66 (319433-016/Oct. 2013)
<code>vdivps</code>	<code>DIVPS</code>	Divide Packed Single-Precision Floating-Point Values	page 5-68 (319433-016/Oct. 2013)
<code>vdivsd</code>	<code>DIVSD</code>	Divide Scalar Double-Precision Floating-Point Value	page 5-71 (319433-016/Oct. 2013)

3.7 AVX Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
vdivss	DIVSS	Divide Scalar Single-Precision Floating-Point Values	page 5-73 (319433-016/Oct. 2013)
vdppd	DPPD	Dot Product of Packed Double Precision Floating-Point Values	page 3-240 (253666-048US/Sep.2013)
vdpps	DPPS	Dot Product of Packed Single Precision Floating-Point Values	page 3-242 (253666-048US/Sep.2013)
vextractps	EXTRACTPS	Extract Packed Floating-Point Values	page 5-158 (319433-016/Oct. 2013)
vhaddpd	HADDPD	Packed Double-FP Horizontal Add	page 3-370 (253666-048US/Sep.2013)
vhaddps	HADDPs	Packed Single-FP Horizontal Add	page 3-373 (253666-048US/Sep.2013)
vhsubpd	HSUBPD	Packed Double-FP Horizontal Subtract	page 3-377 (253666-048US/Sep.2013)
vhsubps	HSUBPS	Packed Single-FP Horizontal Subtract	page 3-380 (253666-048US/Sep.2013)
vinsertps	INSERTPS	Insert Scalar Single-Precision Floating-Point Value	page 5-311 (319433-016/Oct. 2013)
vlddqu	LDDQU	Load Unaligned Integer 128 Bits	page 3-444 (253666-048US/Sep.2013)
vldmxcsr	LDMXCSR	Load MXCSR Register	page 3-446 (253666-048US/Sep.2013)
vmaskmovdqu	MASKMOVDQU	Store Selected Bytes of Double Quadword	page 3-478 (253666-048US/Sep.2013)
vmaxpd	MAXPD	Maximum of Packed Double-Precision Floating-Point Values	page 5-314 (319433-016/Oct. 2013)
vmaxps	MAXPS	Maximum of Packed Single-Precision Floating-Point Values	page 5-317 (319433-016/Oct. 2013)
vmaxsd	MAXSD	Return Maximum Scalar Double-Precision Floating-Point Value	page 5-320 (319433-016/Oct. 2013)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
vmaxss	MAXSS	Return Maximum Scalar Single-Precision Floating-Point Value	page 5-322 (319433-016/Oct. 2013)
vminpd	MINPD	Minimum of Packed Double-Precision Floating-Point Values	page 5-324 (319433-016/Oct. 2013)
vminps	MINPS	Minimum of Packed Single-Precision Floating-Point Values	page 5-327 (319433-016/Oct. 2013)
vminsd	MINSF	Return Minimum Scalar Double-Precision Floating-Point Value	page 5-330 (319433-016/Oct. 2013)
vminss	MINSS	Return Minimum Scalar Single-Precision Floating-Point Value	page 5-332 (319433-016/Oct. 2013)
vmovapd	MOVAPD	Move Aligned Packed Double-Precision Floating-Point Values	page 5-334 (319433-016/Oct. 2013)
vmovaps	MOVAPS	Move Aligned Packed Single-Precision Floating-Point Values	page 5-337 (319433-016/Oct. 2013)
vmov(q d)	MOVDMOVQ	Move Doubleword and Quadword	page 5-340 (319433-016/Oct. 2013)
vmovddup	MOVDDUP	Replicate Double FP Values	page 5-346 (319433-016/Oct. 2013)
vmovdqa	MOVDDQA	Move Aligned Packed Integer Values	page 5-349 (319433-016/Oct. 2013)
vmovdqu	MOVDDQU VMOVDDQU32 VMOVDDQU64	Move Unaligned Packed Integer Values	page 5-353 (319433-016/Oct. 2013)
vmovhlps	MOVHPLS	Move Packed Single-Precision Floating-Point Values High to Low	page 5-357 (319433-016/Oct. 2013)
vmovhpd	MOVHPD	Move High Packed Double-Precision Floating-Point Values	page 5-359 (319433-016/Oct. 2013)
vmovhps	MOVHPS	Move High Packed Single-Precision Floating-Point Values	page 5-361 (319433-016/Oct. 2013)

3.7 AVX Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
vmovlhps	MOVLHPS	Move Packed Single-Precision Floating-Point Values Low to High	page 5-363 (319433-016/Oct. 2013)
vmovlpd	MOVLPD	Move Low Packed Double-Precision Floating-Point Values	page 5-365 (319433-016/Oct. 2013)
vmovlps	MOVLPD	Move Low Packed Single-Precision Floating-Point Values	page 5-367 (319433-016/Oct. 2013)
vmovmskpd	MOVMSKPD	Extract Packed Double-Precision Floating-Point Sign Mask	page 5-539 (253666-048US/Sep.2013)
vmovmskps	MOVMSKPS	Extract Packed Single-Precision Floating-Point Sign Mask	page 5-541 (253666-048US/Sep.2013)
vmovntdq	MOVNTDQ	Store Packed Integers Using Non-Temporal Hint	page 5-371 (319433-016/Oct. 2013)
vmovntdqa	MOVNTDQA	Load Double Quadword Non-Temporal Aligned Hint	page 5-369 (319433-016/Oct. 2013)
vmovntpd	MOVNTPD	Store Packed Double-Precision Floating-Point Values Using Non-Temporal Hint	page 5-373 (319433-016/Oct. 2013)
vmovntps	MOVNTPS	Store Packed Single-Precision Floating-Point Values Using Non-Temporal Hint	page 5-375 (319433-016/Oct. 2013)
vmovq	MOVQ	Move Quadword	page 5-343 (319433-016/Oct. 2013)
vmovsd	MOVSD	Move or Merge Scalar Double-Precision Floating-Point Value	page 5-377 (319433-016/Oct. 2013)
vmovshdup	MOVSHDUP	Replicate Single FP Values	page 5-380 (319433-016/Oct. 2013)
vmovsldup	MOVSLDUP	Replicate Single FP Values	page 5-383 (319433-016/Oct. 2013)
vmovss	MOVSS	Move or Merge Scalar Single-Precision Floating-Point Value	page 5-386 (319433-016/Oct. 2013)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
vmovupd	MOVUPD	Move Unaligned Packed Double-Precision Floating-Point Values	page 5-389 (319433-016/Oct. 2013)
vmovups	MOVUPS	Move Unaligned Packed Single-Precision Floating-Point Values	page 5-392 (319433-016/Oct. 2013)
vmpsadbw	MPSADBW	Compute Multiple Packed Sums of Absolute Difference	page 3-577 (253666-048US/Sep.2013)
vmulpd	MULPD	Multiply Packed Double-Precision Floating-Point Values	page 5-395 (319433-016/Oct. 2013)
vmulps	MULPS	Multiply Packed Single-Precision Floating-Point Values	page 5-397 (319433-016/Oct. 2013)
vmulsd	MULSD	Multiply Scalar Double-Precision Floating-Point Value	page 5-400 (319433-016/Oct. 2013)
vmulss	MULSS	Multiply Scalar Single-Precision Floating-Point Values	page 5-402 (319433-016/Oct. 2013)
vorpd	ORPD	Bitwise Logical OR of Double-Precision Floating-Point Values	page 4-13 (253667-048US/Sep.2013)
vorps	ORPS	Bitwise Logical OR of Single-Precision Floating-Point Values	page 4-15 (253667-048US/Sep.2013)
vpabs(w b d)	PABSB PABSW PABSD PABSQ	Packed Absolute Value	page 5-404 (319433-016/Oct. 2013)
vpackss(dw wb)	PACKSSWB PACKSSDW	Pack with Signed Saturation	page 4-27 (253667-048US/Sep.2013)
vpackusdw	PACKUSDW	Pack with Unsigned Saturation	page 4-32 (253667-048US/Sep.2013)
vpackuswb	PACKUSWB	Pack with Unsigned Saturation	page 4-35 (253667-048US/Sep.2013)
vpadd(q w b d)	PADDB PADDD PADDB PADDD	Add Packed Integers	page 5-408 (319433-016/Oct. 2013)

3.7 AVX Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
	PADDQ		
vpadds(w b)	PADDSB PADDSW	Add Packed Signed Integers with Signed Saturation	page 4-44 (253667-048US/ Sep.2013)
vpaddus(w b)	PADDUSB PADDUSW	Add Packed Unsigned Integers with Unsigned Saturation	page 4-47 (253667-048US/ Sep.2013)
vpalignr	PALIGNR	Packed Align Right	page 4-50 (253667-048US/ Sep.2013)
vpand	PAND	Logical AND	page 5-413 (319433-016/Oct. 2013)
vpandn	PANDN	Logical AND NOT	page 5-416 (319433-016/Oct. 2013)
vpavg(w b)	PAVGB PAVGW	Average Packed Integers	page 4-58 (253667-048US/ Sep.2013)
vpblendvb	PBLENDB	Variable Blend Packed Bytes	page 4-61 (253667-048US/ Sep.2013)
vpblendw	PBLENBW	Blend Packed Words	page 4-65 (253667-048US/ Sep.2013)
vpcmpsq(q w b d)	PCMPQSB PCMPQSW PCMPQSD PCMPQSQ	Compare Packed Integers for Equality	page 5-419 (319433-016/Oct. 2013)
vpcmpstri	PCMPSTRI	Packed Compare Explicit Length Strings, Return Index	page 4-77 (253667-048US/ Sep.2013)
vpcmpstrm	PCMPSTRM	Packed Compare Explicit Length Strings, Return Mask	page 4-79 (253667-048US/ Sep.2013)
vpcmpgt(q w b d)	PCMPGTB PCMPGTW PCMPGTD PCMPGTQ	Compare Packed Integers for Greater Than	page 5-424 (319433-016/Oct. 2013)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
vpcmpistri	PCMPISTRI	Packed Compare Implicit Length Strings, Return Index	page 4-87 (253667-048US/ Sep.2013)
vpcmpistrm	PCMPISTRM	Packed Compare Implicit Length Strings, Return Mask	page 4-89 (253667-048US/ Sep.2013)
vpestr(q b d)	PESTRB PESTRD PESTRQ	Extract Byte/Dword/Qword	page 4-95 (253667-048US/ Sep.2013)
vpestrw	PESTRW	Extract Word	page 4-98 (253667-048US/ Sep.2013)
vphaddsw	PHADDSW	Packed Horizontal Add and Saturate	page 4-105 (253667-048US/ Sep.2013)
vphadd(w d)	PHADDW PHADDD	Packed Horizontal Add	page 4-101 (253667-048US/ Sep.2013)
vphminposuw	PHMINPOSUW	Packed Horizontal Word Minimum	page 4-107 (253667-048US/ Sep.2013)
vphsubsw	PHSUBSW	Packed Horizontal Subtract and Saturate	page 4-112 (253667-048US/ Sep.2013)
vphsub(w d)	PHSUBW PHSUBD	Packed Horizontal Subtract	page 4-109 (253667-048US/ Sep.2013)
vpinsr(q b w d)	PINSRB PINSRD PINSRQ	Insert Byte/Dword/Qword	page 4-114 (253667-048US/ Sep.2013)
vpinsrw	PINSRW	Insert Word	page 4-116 (253667-048US/ Sep.2013)
vpmaddubsw	PMADDUBSW	Multiply and Add Packed Signed and Unsigned Bytes	page 4-118 (253667-048US/ Sep.2013)
vpmaddwd	PMADDWD	Multiply and Add Packed Integers	page 4-120 (253667-048US/ Sep.2013)
vpmaxs(w b d)	PMAXSB PMAXSW	Maximum of Packed Signed Integers	page 5-471 (319433-016/Oct. 2013)

3.7 AVX Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
	PMAXSD PMAXSQ		
vpmxub	PMAXUB	Maximum of Packed Unsigned Byte Integers	page 4-131 (253667-048US/ Sep.2013)
vpmxud	PMAXUD PMAXUQ	Maximum of Packed Unsigned Integers	page 5-476 (319433-016/Oct. 2013)
vpmxuw	PMAXUW	Maximum of Packed Word Integers	page 4-136 (253667-048US/ Sep.2013)
vpminsb	PMINSB	Minimum of Packed Signed Byte Integers	page 4-138 (253667-048US/ Sep.2013)
vpminsd	PMINSB PMINSQ	Minimum of Packed Signed Integers	page 5-479 (319433-016/Oct. 2013)
vpminsw	PMINSW	Minimum of Packed Signed Word Integers	page 4-143 (253667-048US/ Sep.2013)
vpminub	PMINUB	Minimum of Packed Unsigned Byte Integers	page 4-146 (253667-048US/ Sep.2013)
vpminud	PMINUD PMINUQ	Minimum of Packed Unsigned Integers	page 5-482 (319433-016/Oct. 2013)
vpminuw	PMINUW	Minimum of Packed Word Integers	page 4-151 (253667-048US/ Sep.2013)
vpmovmskb	PMOVMKB	Move Byte Mask	page 4-153 (253667-048US/ Sep.2013)
vpmovsx(bd bq bw dq wd wq)	PMOVSX	Packed Move with Sign Extend	page 5-500 (319433-016/Oct. 2013)
vpmovzx(bd bq bw dq wd wq)	PMOVZX	Packed Move with Zero Extend	page 5-507 (319433-016/Oct. 2013)
vpmuldq	PMULDQ	Multiply Packed Doubleword Integers	page 5-514 (319433-016/Oct. 2013)
vpmulhrsw	PMULHRWS	Packed Multiply High with Round and Scale	page 4-165 (253667-048US/ Sep.2013)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
<code>vpmulhuw</code>	<code>PMULHUW</code>	Multiply Packed Unsigned Integers and Store High Result	page 4-168 (253667-048US/ Sep.2013)
<code>vpmulhw</code>	<code>PMULHW</code>	Multiply Packed Signed Integers and Store High Result	page 4-172 (253667-048US/ Sep.2013)
<code>vpmulld</code>	<code>PMULLD</code>	Multiply Packed Integers and Store Low Result	page 5-516 (319433-016/Oct. 2013)
<code>vpmullw</code>	<code>PMULLW</code>	Multiply Packed Signed Integers and Store Low Result	page 4-177 (253667-048US/ Sep.2013)
<code>vpmuludq</code>	<code>PMULUDQ</code>	Multiply Packed Unsigned Doubleword Integers	page 5-519 (319433-016/Oct. 2013)
<code>vpor</code>	<code>POR</code>	Bitwise Logical Or	page 5-521 (319433-016/Oct. 2013)
<code>vpsadbw</code>	<code>PSADBW</code>	Compute Sum of Absolute Differences	page 4-198 (253667-048US/ Sep.2013)
<code>vpshufb</code>	<code>PSHUFB</code>	Packed Shuffle Bytes	page 4-201 (253667-048US/ Sep.2013)
<code>vpshufd</code>	<code>PSHUFD</code>	Shuffle Packed Doublewords	page 5-533 (319433-016/Oct. 2013)
<code>vpshufhw</code>	<code>PSHUFHW</code>	Shuffle Packed High Words	page 4-206 (253667-048US/ Sep.2013)
<code>vpshuflw</code>	<code>PSHUFLW</code>	Shuffle Packed Low Words	page 4-208 (253667-048US/ Sep.2013)
<code>vpsign(w b d)</code>	<code>PSIGNB</code> <code>PSIGNW</code> <code>PSIGND</code>	Packed SIGN	page 4-211 (253667-048US/ Sep.2013)
<code>vpslldq</code>	<code>PSLLDQ</code>	Shift Double Quadword Left Logical	page 4-215 (253667-048US/ Sep.2013)
<code>vpsll(q w d)</code>	<code>PSLLW</code> <code>PSLLD</code> <code>PSLLQ</code>	Bit Shift Left	page 5-536 (319433-016/Oct. 2013)

3.7 AVX Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
vpsra(w d)	PSRAW	Bit Shift Arithmetic Right	page 5-544 (319433-016/Oct. 2013)
vpsrldq	PSRLDQ	Shift Double Quadword Right Logical	page 4-228 (253667-048US/ Sep.2013)
vpsrl(q w d)	PSRLW PSRLD PSRLQ	Shift Packed Data Right Logical	page 5-550 (319433-016/Oct. 2013)
vpsub(q w b d)	PSUBB PSUBW PSUBD PSUBQ	Packed Integer Subtract	page 5-563 (319433-016/Oct. 2013)
vpsubs(w b)	PSUBSB PSUBSW	Subtract Packed Signed Integers with Signed Saturation	page 4-243 (253667-048US/ Sep.2013)
vpsubus(w b)	PSUBUSB PSUBUSW	Subtract Packed Unsigned Integers with Unsigned Saturation	page 4-246 (253667-048US/ Sep.2013)
vpctest	PTEST	Logical Compare	page 4-249 (253667-048US/ Sep.2013)
vpunpckh(bw dq qdq wd)	PUNPCKHBW PUNPCKHWD PUNPCKHDQ PUNPCKHQDQ	Unpack High Data	page 5-571 (319433-016/Oct. 2013)
vpunpckl(bw dq qdq wd)	PUNPCKLBW PUNPCKLWD PUNPCKLDQ PUNPCKLQDQ	Unpack Low Data	page 5-578 (319433-016/Oct. 2013)
vpxor	PXOR PXORD PXORQ	Exclusive Or	page 5-612 (319433-016/Oct. 2013)
vrcpps	RCPPS	Compute Reciprocals of Packed Single-Precision Floating-Point Values	page 4-280 (253667-048US/ Sep.2013)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
vrcpss	RCPSS	Compute Reciprocal of Scalar Single-Precision Floating-Point Values	page 4-282 (253667-048US/Sep.2013)
vroundpd	ROUNDPD	Round Packed Double Precision Floating-Point Values	page 4-312 (253667-048US/Sep.2013)
vroundps	ROUNDPS	Round Packed Single Precision Floating-Point Values	page 4-315 (253667-048US/Sep.2013)
vroundsd	ROUNDSD	Round Scalar Double Precision Floating-Point Values	page 4-318 (253667-048US/Sep.2013)
vroundss	ROUNDSS	Round Scalar Single Precision Floating-Point Values	page 4-320 (253667-048US/Sep.2013)
vrsqrtps	RSQRTPS	Compute Reciprocals of Square Roots of Packed Single-Precision Floating-Point Values	page 4-324 (253667-048US/Sep.2013)
vrsqrtss	RSQRTSS	Compute Reciprocal of Square Root of Scalar Single-Precision Floating-Point Value	page 4-326 (253667-048US/Sep.2013)
vshufpd	SHUFPD	Shuffle Packed Double-Precision Floating-Point Values	page 5-589 (319433-016/Oct. 2013)
vshufps	SHUFPS	Shuffle Packed Single-Precision Floating-Point Values	page 5-593 (319433-016/Oct. 2013)
vsqrtpd	SQRTPD	Square Root of Double-Precision Floating-Point Values	page 5-597 (319433-016/Oct. 2013)
vsqrtps	SQRTPS	Square Root of Single-Precision Floating-Point Values	page 5-599 (319433-016/Oct. 2013)
vsqrtsd	SQRTSD	Compute Square Root of Scalar Double-Precision Floating-Point Value	page 5-601 (319433-016/Oct. 2013)
vsqrtss	SQRTSS	Compute Square Root of Scalar Single-Precision Value	page 5-603 (319433-016/Oct. 2013)
vstmcsr	STMXCSR	Store MXCSR Register State	page 4-378 (253667-048US/Sep.2013)

3.7 AVX Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
vsubpd	SUBPD	Subtract Packed Double-Precision Floating-Point Values	page 5-656 (319433-016/Oct. 2013)
vsubps	SUBPS	Subtract Packed Single-Precision Floating-Point Values	page 5-659 (319433-016/Oct. 2013)
vsubsd	SUBSD	Subtract Scalar Double-Precision Floating-Point Value	page 5-662 (319433-016/Oct. 2013)
vsubss	SUBSS	Subtract Scalar Single-Precision Floating-Point Value	page 5-664 (319433-016/Oct. 2013)
vucomisd	UCOMISD	Unordered Compare Scalar Double-Precision Floating-Point Values and Set EFLAGS	page 5-666 (319433-016/Oct. 2013)
vucomiss	UCOMISS	Unordered Compare Scalar Single-Precision Floating-Point Values and Set EFLAGS	page 5-668 (319433-016/Oct. 2013)
vunpckhpd	UNPCKHPD	Unpack and Interleave High Packed Double-Precision Floating-Point Values	page 5-670 (319433-016/Oct. 2013)
vunpckhps	UNPCKHPS	Unpack and Interleave High Packed Single-Precision Floating-Point Values	page 5-673 (319433-016/Oct. 2013)
vunpcklpd	UNPCKLPD	Unpack and Interleave Low Packed Double-Precision Floating-Point Values	page 5-677 (319433-016/Oct. 2013)
vunpcklps	UNPCKLPS	Unpack and Interleave Low Packed Single-Precision Floating-Point Values	page 5-680 (319433-016/Oct. 2013)
vbroadcast(f128 sd ss)	VBROADCAST	Load with Broadcast Floating-Point Data	page 5-27 (319433-016/Oct. 2013)
vextractf128	VEEXTRACTF128 VEEXTRACTF32x4 VEEXTRACTF64x4	Extract Packed Floating-Point Values	page 5-152 (319433-016/Oct. 2013)
vinserf128	VINSERTF128 VINSERTF32x4 VINSERTF64x4	Insert Packed Floating-Point Values	page 5-305 (319433-016/Oct. 2013)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
vmaskmov (pd ps)	VMASKMOV	Conditional SIMD Packed Loads and Stores	page 4-506 (253667-048US/Sep.2013)
vperm2f128	VPERM2F128	Permute Floating-Point Values	page 4-527 (253667-048US/Sep.2013)
vpermilpd	VPERMILPD	Permute Double-Precision Floating-Point Values	page 5-445 (319433-016/Oct. 2013)
vpermilps	VPERMILPS	Permute Single-Precision Floating-Point Values	page 5-450 (319433-016/Oct. 2013)
vtestp(d s)	VTESTPDVTESTPS	Packed Bit Test	page 4-538 (253667-048US/Sep.2013)
vzeroall	VZEROALL	Zero All YMM Registers	page 4-541 (253667-048US/Sep.2013)
vzeroupper	VZERoupper	Zero Upper Bits of YMM Registers	page 4-543 (253667-048US/Sep.2013)
vxorpd	XORPD	Bitwise Logical XOR for Double-Precision Floating-Point Values	page 4-572 (253667-048US/Sep.2013)
vxorps	XORPS	Bitwise Logical XOR for Single-Precision Floating-Point Values	page 4-574 (253667-048US/Sep.2013)
vpclmulqdq	PCLMULQDQ	Carry-Less Multiplication Quadword Requires PCLMULQDQ CPUID-flag	page 4-68 (253667-048US/Sep.2013)

3.8 AVX2 Instructions

TABLE 25 AVX2 Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
vmovntdq	MOVNTDQA	Load Double Quadword Non-Temporal Aligned Hint	page 5-369 (319433-016/Oct. 2013)

3.8 AVX2 Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
vmpsadbw	MPSADBW	Compute Multiple Packed Sums of Absolute Difference	page 3-577 (253666-048US/Sep.2013)
vpabs(w b d)	PABSB PABSW PABSD PABSQ	Packed Absolute Value	page 5-404 (319433-016/Oct. 2013)
vpackss(dw wb)	PACKSSWB PACKSSDW	Pack with Signed Saturation	page 4-27 (253667-048US/Sep.2013)
vpackusdw	PACKUSDW	Pack with Unsigned Saturation	page 4-32 (253667-048US/Sep.2013)
vpackuswb	PACKUSWB	Pack with Unsigned Saturation	page 4-35 (253667-048US/Sep.2013)
vpadd(q w b d)	PADDB PADDW PADDD PADDQ	Add Packed Integers	page 5-408 (319433-016/Oct. 2013)
vpadds(w b)	PADDSB PADDSW	Add Packed Signed Integers with Signed Saturation	page 4-44 (253667-048US/Sep.2013)
vpaddus(w b)	PADDUSB PADDUSW	Add Packed Unsigned Integers with Unsigned Saturation	page 4-47 (253667-048US/Sep.2013)
vpalignr	PALIGNR	Packed Align Right	page 4-50 (253667-048US/Sep.2013)
vpand	PAND	Logical AND	page 5-413 (319433-016/Oct. 2013)
vpandn	PANDN	Logical AND NOT	page 5-416 (319433-016/Oct. 2013)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
vpavg(w b)	PAVGB PAVGW	Average Packed Integers	page 4-58 (253667-048US/ Sep.2013)
vpblendvb	PBLENDB	Variable Blend Packed Bytes	page 4-61 (253667-048US/ Sep.2013)
vpblendw	PBLENDD	Blend Packed Words	page 4-65 (253667-048US/ Sep.2013)
vpcmpq(q w b d)	PCMPQB PCMPQW PCMPQD PCMPQQ	Compare Packed Integers for Equality	page 5-419 (319433-016/Oct. 2013)
vpcmpgt(q w b d)	PCMPGTB PCMPGTW PCMPGTD PCMPGTQ	Compare Packed Integers for Greater Than	page 5-424 (319433-016/Oct. 2013)
vpaddsw	PHADDSD	Packed Horizontal Add and Saturate	page 4-105 (253667-048US/ Sep.2013)
vpadd(w d)	PHADDW PHADDQ	Packed Horizontal Add	page 4-101 (253667-048US/ Sep.2013)
vpsubsw	PHSUBSD	Packed Horizontal Subtract and Saturate	page 4-112 (253667-048US/ Sep.2013)
vpsub(w d)	PHSUBW PHSUBD	Packed Horizontal Subtract	page 4-109 (253667-048US/ Sep.2013)
vpaddubsw	PMADDUBSD	Multiply and Add Packed Signed and Unsigned Bytes	page 4-118 (253667-048US/ Sep.2013)
vpaddwd	PMADDWD	Multiply and Add Packed Integers	page 4-120 (253667-048US/ Sep.2013)
vpmaxs(w b d)	PMASB PMASW PMASD	Maximum of Packed Signed Integers	page 5-471 (319433-016/Oct. 2013)

3.8 AVX2 Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
	PMAXSQ		
vpmmaxub	PMAXUB	Maximum of Packed Unsigned Byte Integers	page 4-131 (253667-048US/Sep.2013)
vpmmaxud	PMAXUD PMAXUQ	Maximum of Packed Unsigned Integers	page 5-476 (319433-016/Oct. 2013)
vpmmaxuw	PMAXUW	Maximum of Packed Word Integers	page 4-136 (253667-048US/Sep.2013)
vpmminsb	PMINSB	Minimum of Packed Signed Byte Integers	page 4-138 (253667-048US/Sep.2013)
vpmminsd	PMINSD PMINSQ	Minimum of Packed Signed Integers	page 5-479 (319433-016/Oct. 2013)
vpmminsw	PMINSW	Minimum of Packed Signed Word Integers	page 4-143 (253667-048US/Sep.2013)
vpmminub	PMINUB	Minimum of Packed Unsigned Byte Integers	page 4-146 (253667-048US/Sep.2013)
vpmminud	PMINUD PMINUQ	Minimum of Packed Unsigned Integers	page 5-482 (319433-016/Oct. 2013)
vpmminuw	PMINUW	Minimum of Packed Word Integers	page 4-151 (253667-048US/Sep.2013)
vpmovmskb	PMOVMASKB	Move Byte Mask	page 4-153 (253667-048US/Sep.2013)
vpmovsx (bd bq bw dq wd wq)	PMOVXSX	Packed Move with Sign Extend	page 5-500 (319433-016/Oct. 2013)
vpmovzx (bd bq bw dq wd wq)	PMOVZSX	Packed Move with Zero Extend	page 5-507 (319433-016/Oct. 2013)
vpmuldq	PMULDQ	Multiply Packed Doubleword Integers	page 5-514 (319433-016/Oct. 2013)
vpmulhrsw	PMULHRSW	Packed Multiply High with Round and Scale	page 4-165 (253667-048US/Sep.2013)
vpmulhuw	PMULHUW	Multiply Packed Unsigned Integers and	page 4-168 (253667-048US/Sep.2013)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
		Store High Result	
vpmulhw	PMULHW	Multiply Packed Signed Integers and Store High Result	page 4-172 (253667-048US/ Sep.2013)
vpmulld	PMULLD	Multiply Packed Integers and Store Low Result	page 5-516 (319433-016/Oct. 2013)
vpmulw	PMULLW	Multiply Packed Signed Integers and Store Low Result	page 4-177 (253667-048US/ Sep.2013)
vpmuludq	PMULUDQ	Multiply Packed Unsigned Doubleword Integers	page 5-519 (319433-016/Oct. 2013)
vpor	POR	Bitwise Logical Or	page 5-521 (319433-016/Oct. 2013)
vpsadbw	PSADBW	Compute Sum of Absolute Differences	page 4-198 (253667-048US/ Sep.2013)
vpshufb	PSHUFB	Packed Shuffle Bytes	page 4-201 (253667-048US/ Sep.2013)
vpshufd	PSHUFD	Shuffle Packed Doublewords	page 5-533 (319433-016/Oct. 2013)
vpshufhw	PSHUFHW	Shuffle Packed High Words	page 4-206 (253667-048US/ Sep.2013)
vpshufw	PSHUFLW	Shuffle Packed Low Words	page 4-208 (253667-048US/ Sep.2013)
vpSIGN(w b d)	PSIGNB PSIGNW PSIGND	Packed SIGN	page 4-211 (253667-048US/ Sep.2013)
vpslldq	PSLLDQ	Shift Double Quadword Left Logical	page 4-215 (253667-048US/ Sep.2013)
vpSLL(q w d)	PSLLW PSLLD	Bit Shift Left	page 5-536 (319433-016/Oct. 2013)

3.8 AVX2 Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
	PSLLQ		
vpsra(w d)	PSRAW PSRAD PSRAQ	Bit Shift Arithmetic Right	page 5-544 (319433-016/Oct. 2013)
vpsrldq	PSRLDQ	Shift Double Quadword Right Logical	page 4-228 (253667-048US/ Sep.2013)
vpsrl(q w d)	PSRLW PSRLD PSRLQ	Shift Packed Data Right Logical	page 5-550 (319433-016/Oct. 2013)
vpsub(q w b d)	PSUBB PSUBW PSUBD PSUBQ	Packed Integer Subtract	page 5-563 (319433-016/Oct. 2013)
vpsubs(w b)	PSUBSB PSUBSW	Subtract Packed Signed Integers with Signed Saturation	page 4-243 (253667-048US/ Sep.2013)
vpsubus(w b)	PSUBUSB PSUBUSW	Subtract Packed Unsigned Integers with Unsigned Saturation	page 4-246 (253667-048US/ Sep.2013)
vpunpckh(bw dq qdq wd)	PUNPCKHBW PUNPCKHWD PUNPCKHDQ PUNPCKHQDQ	Unpack High Data	page 5-571 (319433-016/Oct. 2013)
vpunpckl(bw dq qdq wd)	PUNPCKLBW PUNPCKLWD PUNPCKLDQ PUNPCKLQDQ	Unpack Low Data	page 5-578 (319433-016/Oct. 2013)
vpxor	PXOR PXORD PXORQ	Exclusive Or	page 5-612 (319433-016/Oct. 2013)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
<code>vbroadcast(sd ss)</code>	<code>VBROADCAST</code>	Load with Broadcast Floating-Point Data	page 5-27 (319433-016/Oct. 2013)
<code>vextracti128</code>	<code>VEXTRACTI128</code> <code>VEXTRACTI32x4</code> <code>VEXTRACTI64x4</code>	Extract packed Integer Values	page 5-155 (319433-016/Oct. 2013)
<code>vgatherdp(d s)</code>	<code>VGATHERDPS</code> <code>VGATHERDPD</code>	Gather Packed Single, Packed Double with Signed Dword	page 5-273 (319433-016/Oct. 2013)
<code>vgatherqp(d s)</code>	<code>VGATHERQPS</code> <code>VGATHERQPD</code>	Gather Packed Single, Packed Double with Signed Qword Indices	page 5-275 (319433-016/Oct. 2013)
<code>vinseriti128</code>	<code>VINSERTI128</code> <code>VINSERTI32x4</code> <code>VINSERTI64x4</code>	Insert Packed Integer Values	page 5-308 (319433-016/Oct. 2013)
<code>vpblendd</code>	<code>VPBLEND</code>	Blend Packed Dwords	page 4-509 (253667-048US/Sep.2013)
<code>vpbroadcast(q w b d)</code>	<code>VPBROADCAST</code>	Load Integer and Broadcast	page 5-34 (319433-016/Oct. 2013)
<code>vbroadcasti128</code>	<code>VPBROADCAST</code> <code>VBROADCASTI128</code>	Broadcast Integer Data	page 4-511 (253667-048US/Sep.2013)
<code>vperm2i128</code>	<code>VPERM2I128</code>	Permute Integer Values	page 4-519 (253667-048US/Sep.2013)
<code>vpermd</code>	<code>VPERMD</code>	Permute Packed Doublewords/Elements	page 5-437 (319433-016/Oct. 2013)
<code>vpermpd</code>	<code>VPERMPD</code>	Permute Double-Precision Floating-Point Elements	page 5-455 (319433-016/Oct. 2013)
<code>vpermps</code>	<code>VPERMPS</code>	Permute Single-Precision Floating-Point Elements	page 5-458 (319433-016/Oct. 2013)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
vpermq	VPERMQ	Qwords Element Permutation	page 5-460 (319433-016/Oct. 2013)
vpgatherdd	VPGATHERDD VPGATHERDQ	Gather Packed Dword, Packed Qword with Signed Dword Indices	page 5-467 (319433-016/Oct. 2013)
vpgatherdq	VPGATHERDD VPGATHERDQ	Gather Packed Dword, Packed Qword with Signed Dword Indices	page 5-467 (319433-016/Oct. 2013)
vpgatherqd	VPGATHERQD VPGATHERQQ	Gather Packed Dword, Packed Qword with Signed Qword Indices	page 5-469 (319433-016/Oct. 2013)
vpgatherqq	VPGATHERQD VPGATHERQQ	Gather Packed Dword, Packed Qword with Signed Qword Indices	page 5-469 (319433-016/Oct. 2013)
vpmaskmov(q d)	VPMASKMOV	Conditional SIMD Integer Packed Loads and Stores	page 4-529 (253667-048US/Sep.2013)
vpsllv(q d)	VPSLLVW VPSLLVD VPSLLVQ	Variable Bit Shift Left Logical	page 5-557 (319433-016/Oct. 2013)
vpsravd	VPSRAVD VPSRAVQ	Variable Bit Shift Right Arithmetic	page 5-609 (319433-016/Oct. 2013)
vpsrlv(q d)	VPSRLVW VPSRLVD VPSRLVQ	Variable Bit Shift Right Logical	page 5-560 (319433-016/Oct. 2013)

3.9 AVX512 Instructions

The AVX512 instructions includes the following subsets:

AVX512BW	Vector Byte and Word Instructions
AVX512DQ	Doubleword and Quadword Instructions
AVX512VL	Vector Length Extensions
AVX512CD	Conflict Detection Instructions
AVX512ER	Exponential and Reciprocal Instructions
AVX512IFMA	Integer Fused Multiply-Add Instructions
AVX512PF	Prefetch Instructions
AVX512VBMI	Vector Bit Manipulation Instructions

TABLE 26 AVX512 Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
kaddb	KADDB	AVX512DQ	Bitwise Logical AND Masks	page 3-496 Vol. 2A (325383-060US/Sept 2016)
kadd	KADD	AVX512BW	Add Two Masks	page 3-496 Vol. 2A (325383-060US/Sept 2016)
kaddq	KADDQ	AVX512BW	Add Two Masks	page 3-496 Vol. 2A (325383-060US/Sept 2016)
kaddw	KADDW	AVX512DQ	Add Two Masks	page 3-496 Vol. 2A (325383-060US/Sept 2016)
kandb	KANDB	AVX512DQ	Bitwise Logical AND Masks	page 3-497 Vol. 2A (325383-060US/Sept 2016)
kand	KAND	AVX512BW	Bitwise Logical AND Masks	page 3-497 Vol. 2A (325383-060US/Sept 2016)
kandnb	KANDNB	AVX512DQ	Bitwise Logical AND NOT Masks	page 3-498 Vol. 2A (325383-060US/Sept 2016)

3.9 AVX512 Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
kandnd	KANDND	AVX512BW	Bitwise Logical AND NOT Masks	page 3-498 Vol. 2A (325383-060US/Sept 2016)
kandnq	KANDNQ	AVX512BW	Bitwise Logical AND NOT Masks	page 3-498 Vol. 2A (325383-060US/Sept 2016)
kandq	KANDQ	AVX512BW	Bitwise Logical AND Masks	page 3-497 Vol. 2A (325383-060US/Sept 2016)
kmovb	KMOVB	AVX512DQ	Move from and to Mask Registers	page 3-499 Vol. 2A (325383-060US/Sept 2016)
kmovd	KMOVD	AVX512BW	Move from and to Mask Registers	page 3-499 Vol. 2A (325383-060US/Sept 2016)
kmovq	KMOVQ	AVX512BW	Move from and to Mask Registers	page 3-499 Vol. 2A (325383-060US/Sept 2016)
knotb	KNOTB	AVX512DQ	NOT Mask Register	page 3-501 Vol. 2A (325383-060US/Sept 2016)
knotd	KNOTD	AVX512BW	NOT Mask Register	page 3-501 Vol. 2A (325383-060US/Sept 2016)
knotq	KNOTQ	AVX512BW	NOT Mask Register	page 3-501 Vol. 2A (325383-060US/Sept 2016)
korb	KORB	AVX512DQ	Bitwise Logical OR Masks	page 3-502 Vol. 2A (325383-060US/Sept 2016)
kord	KORD	AVX512BW	Bitwise Logical OR Masks	page 3-502 Vol. 2A (325383-060US/Sept 2016)
korq	KORQ	AVX512BW	Bitwise Logical OR Masks	page 3-502 Vol. 2A (325383-

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
				060US/Sept 2016)
kortestb	KORTESTB	AVX512DQ	OR Masks And Set Flags	page 3-503 Vol. 2A (325383-060US/Sept 2016)
kortestd	KORTESTD	AVX512BW	OR Masks And Set Flags	page 3-503 Vol. 2A (325383-060US/Sept 2016)
kortestq	KORTESTQ	AVX512BW	OR Masks And Set Flags	page 3-503 Vol. 2A (325383-060US/Sept 2016)
kshiftlb	KSHIFTLB	AVX512DQ	Shift Left Mask Registers	page 3-505 Vol. 2A (325383-060US/Sept 2016)
kshiftd	KSHIFTD	AVX512BW	Shift Left Mask Registers	page 3-505 Vol. 2A (325383-060US/Sept 2016)
kshiftlq	KSHIFTLQ	AVX512BW	Shift Left Mask Registers	page 3-505 Vol. 2A (325383-060US/Sept 2016)
kshiftrb	KSHIFTRB	AVX512DQ	Shift Right Mask Registers	page 3-507 Vol. 2A (325383-060US/Sept 2016)
kshiftrd	KSHIFTRD	AVX512BW	Shift Right Mask Registers	page 3-507 Vol. 2A (325383-060US/Sept 2016)
kshiftrq	KSHIFTRQ	AVX512BW	Shift Right Mask Registers	page 3-507 Vol. 2A (325383-060US/Sept 2016)
ktestb	KTESTB	AVX512DQ	Packed Bit Test Masks and Set Flags	page 3-509 Vol. 2A (325383-060US/Sept 2016)
ktestd	KTESTD	AVX512BW	Packed Bit Test Masks and Set Flags	page 3-509 Vol. 2A (325383-060US/Sept 2016)

3.9 AVX512 Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
ktestq	KTESTQ	AVX512BW	Packed Bit Test Masks and Set Flags	page 3-509 Vol. 2A (325383-060US/Sept 2016)
ktestw	KTESTW	AVX512DQ	Packed Bit Test Masks and Set Flags	page 3-509 Vol. 2A (325383-060US/Sept 2016)
kunpckdq	KUNPCKDQ	AVX512BW	Unpack for Mask Registers	page 3-511 Vol. 2A (325383-060US/Sept 2016)
kunpckwd	KUNPCKWD	AVX512BW	Unpack for Mask Registers	page 3-511 Vol. 2A (325383-060US/Sept 2016)
kxnorb	KXNORB	AVX512DQ	Bitwise Logical XNOR Masks	page 3-512 Vol. 2A (325383-060US/Sept 2016)
kxnord	KXNORD	AVX512BW	Bitwise Logical XNOR Masks	page 3-512 Vol. 2A (325383-060US/Sept 2016)
kxnorq	KXNORQ	AVX512BW	Bitwise Logical XNOR Masks	page 3-512 Vol. 2A (325383-060US/Sept 2016)
kxorb	KXORB	AVX512DQ	Bitwise Logical XOR Masks	page 3-513 Vol. 2A (325383-060US/Sept 2016)
kxord	KXORD	AVX512BW	Bitwise Logical XOR Masks	page 3-513 Vol. 2A (325383-060US/Sept 2016)
kxorq	KXORQ	AVX512BW	Bitwise Logical XOR Masks	page 3-513 Vol. 2A (325383-060US/Sept 2016)
vaddpd	VADDPD	AVX512VL	Add Packed Double-Precision Floating-Point Values	page 3-33 Vol. 2A (325383-060US/Sept 2016)
vaddps	VADDPS	AVX512VL	Add Packed Single-	page 3-36 Vol. 2A (325383-

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
			Precision Floating-Point Values	060US/Sept 2016)
valignd	VALIGND	AVX512VL	Align Doubleword Vectors	page 5-5 Vol. 2C (325383-060US/Sept 2016)
valignq	VALIGNQ	AVX512VL	Align Quadword Vectors	page 5-5 Vol. 2C (325383-060US/Sept 2016)
vandnpd	VANDNPD	AVX512DQ AVX512VL	Bitwise Logical AND NOT of Packed Double-Precision Floating-Point Values	page 3-70 Vol. 2A (325383-060US/Sept 2016)
vandnps	VANDNPS	AVX512DQ AVX512VL	Bitwise Logical AND NOT of Packed Single-Precision Floating-Point Values	page 3-73 Vol. 2A (325383-060US/Sept 2016)
vandpd	VANDPD	AVX512VL AVX512DQ	Bitwise Logical AND of Packed Double-Precision Floating-Point Values	page 3-64 Vol. 2A (325383-060US/Sept 2016)
vandps	VANDPS	AVX512VL AVX512DQ	Bitwise Logical AND of Packed Single-Precision Floating-Point Values	page 3-67 Vol. 2A (325383-060US/Sept 2016)
vblendmpd	VBLENDMPD	AVX512VL	Blend Float64/Float32 Vectors Using an OpMask Control	page 5-9 Vol. 2C (325383-060US/Sept 2016)
vblendmps	VBLENDMPS	AVX512VL	Blend Float64/Float32 Vectors Using an OpMask Control	page 5-9 Vol. 2C (325383-060US/Sept 2016)
vbroadcastf32x2	VBROADCASTF32X2	AVX512DQ AVX512VL	Broadcast Two Single-Precision Floating-Point Data	page 5-12 Vol. 2C (325383-060US/Sept 2016)

3.9 AVX512 Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
<code>vbroadcastf32x4</code>	<code>VBROADCASTF32X4</code>	AVX512VL	Broadcast 128 bits of 4 Single-Precision Floating-Point Data	page 5-12 Vol. 2C (325383-060US/Sept 2016)
<code>vbroadcastf32x8</code>	<code>VBROADCASTF32X8</code>	AVX512DQ	Broadcast 256 bits of 8 Single-Precision Floating-Point Data	page 5-12 Vol. 2C (325383-060US/Sept 2016)
<code>vbroadcastf64x2</code>	<code>VBROADCASTF64X2</code>	AVX512DQ AVX512VL	Broadcast 128 bits of 2 Double-Precision Floating-Point Data	page 5-12 Vol. 2C (325383-060US/Sept 2016)
<code>vbroadcasti32x2</code>	<code>VBROADCASTI32X2</code>	AVX512DQ AVX512VL	Broadcast Two Dword Data	page 5-331 Vol. 2C (325383-060US/Sept 2016)
<code>vbroadcasti32x4</code>	<code>VBROADCASTI32X4</code>	AVX512VL	Broadcast 128 bits of 4 Doubleword Integer Data	page 5-332 Vol. 2C (325383-060US/Sept 2016)
<code>vbroadcasti32x8</code>	<code>VBROADCASTI32X8</code>	AVX512DQ	Broadcast 256 bits of 8 Doubleword Integer Data	page 5-332 Vol. 2C (325383-060US/Sept 2016)
<code>vbroadcasti64x2</code>	<code>VBROADCASTI64X2</code>	AVX512DQ AVX512VL	Broadcast 128 bits of 2 Quadword Integer Data	page 5-332 Vol. 2C (325383-060US/Sept 2016)
<code>vbroadcastss</code>	<code>VBROADCASTSS</code>	AVX512VL	Broadcast Low Single-Precision Floating-Point Data	page 5-12 Vol. 2C (325383-060US/Sept 2016)
<code>vcmpdpd</code>	<code>VCMPDPD</code>	AVX512VL	Compare Packed Double-Precision Floating-Point Values	page 3-155 Vol. 2A (325383-060US/Sept 2016)
<code>vcmpsps</code>	<code>VCMPSPS</code>	AVX512VL	Compare Packed Single-Precision Floating-Point Values	page 3-162 Vol. 2A (325383-060US/Sept 2016)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
vcompresspd	VCOMPRESSPD	AVX512VL	Store Sparse Packed Double-Precision Floating-Point Values into Dense Memory	page 5-21 Vol. 2C (325383-060US/Sept 2016)
vcompressps	VCOMPRESSPS	AVX512VL	Store Sparse Packed Single-Precision Floating-Point Values into Dense Memory	page 5-23 Vol. 2C (325383-060US/Sept 2016)
vcvtqd2pd	VCVTDQ2PD	AVX512VL	Convert Packed Dword Integers to Packed Double-Precision FP Values	page 3-228 Vol. 2A (325383-060US/Sept 2016)
vcvtqd2ps	VCVTDQ2PS	AVX512VL	Convert Packed Dword Integers to Packed Single-Precision FP Values	page 3-232 Vol. 2A (325383-060US/Sept 2016)
vcvtqd2dq	VCVTDQ2DQ	AVX512VL	Convert Packed Double-Precision FP Values to Packed Dword Integers	page 3-235 Vol. 2A (325383-060US/Sept 2016)
vcvtqd2ps	VCVTDQ2PS	AVX512VL	Convert Packed Double-Precision FP Values to Packed Single-Precision FP Values	page 3-240 Vol. 2A (325383-060US/Sept 2016)
vcvtqd2qq	VCVTDQ2QQ	AVX512VL AVX512DQ	Convert Packed Double-Precision Floating-Point Values to Packed Quadword Integers	page 5-25 Vol. 2C (325383-060US/Sept 2016)
vcvtqd2udq	VCVTDQ2UDQ	AVX512VL	Convert Packed Double-Precision	page 5-28 Vol. 2C (325383-

3.9 AVX512 Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
			Floating-Point Values to Packed Unsigned Doubleword Integers	060US/Sept 2016)
<code>vcvtpd2uqq</code>	<code>VCVTPD2UQQ</code>	AVX512DQ AVX512VL	Convert Packed Double-Precision Floating-Point Values to Packed Unsigned Quadword Integers	page 5-31 Vol. 2C (325383-060US/Sept 2016)
<code>vcvtpd2ps</code>	<code>VCVTPD2PS</code>	AVX512VL	Convert 16-bit FP values to Single-Precision FP values	page 5-34 Vol. 2C (325383-060US/Sept 2016)
<code>vcvtps2dq</code>	<code>VCVTPS2DQ</code>	AVX512VL	Convert Packed Single-Precision FP Values to Packed Dword Integers	page 3-246 Vol. 2A (325383-060US/Sept 2016)
<code>vcvtps2pd</code>	<code>VCVTPS2PD</code>	AVX512VL	Convert Packed Single-Precision FP Values to Packed Double-Precision FP Values	page 3-249 Vol. 2A (325383-060US/Sept 2016)
<code>vcvtps2ph</code>	<code>VCVTPS2PH</code>	AVX512VL	Convert Single-Precision FP value to 16-bit FP value	page 5-37 Vol. 2C (325383-060US/Sept 2016)
<code>vcvtps2qq</code>	<code>VCVTPS2QQ</code>	AVX512VL AVX512DQ	Convert Packed Single Precision Floating-Point Values to Packed Singed Quadword Integer Values	page 5-44 Vol. 2C (325383-060US/Sept 2016)
<code>vcvtps2udq</code>	<code>VCVTPS2UDQ</code>	AVX512VL	Convert Packed Single-Precision Floating-Point Values	page 5-41 Vol. 2C (325383-060US/Sept 2016)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
			to Packed Unsigned Doubleword Integer Values	
vcvtps2uqq	VCVTPS2UQQ	AVX512DQ AVX512VL	Convert Packed Single Precision Floating-Point Values to Packed Unsigned Quadword Integer Values	page 5-47 Vol. 2C (325383-060US/Sept 2016)
vcvtqq2pd	VCVTQQ2PD	AVX512VL AVX512DQ	Convert Packed Quadword Integers to Packed Double-Precision Floating-Point Values	page 5-50 Vol. 2C (325383-060US/Sept 2016)
vcvtqq2ps	VCVTQQ2PS	AVX512VL AVX512DQ	Convert Packed Quadword Integers to Packed Single-Precision Floating-Point Values	page 5-52 Vol. 2C (325383-060US/Sept 2016)
vcvttpd2dq	VCVTTPD2DQ	AVX512VL	Convert with Truncation Packed Double-Precision FP Values to Packed Dword Integers	page 3-265 Vol. 2A (325383-060US/Sept 2016)
vcvttpd2qq	VCVTTPD2QQ	AVX512DQ AVX512VL	Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Quadword Integers	page 5-57 Vol. 2C (325383-060US/Sept 2016)
vcvttpd2udq	VCVTTPD2UDQ	AVX512VL	Convert with Truncation Packed Double-Precision Floating-Point Values to Packed	page 5-59 Vol. 2C (325383-060US/Sept 2016)

3.9 AVX512 Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
			Unsigned Doubleword Integers	
vcvttpd2uqq	VCVTPD2UQQ	AVX512DQ AVX512VL	Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Unsigned Quadword Integers	page 5-62 Vol. 2C (325383-060US/Sept 2016)
vcvttps2dq	VCVTPS2DQ	AVX512VL	Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers	page 3-270 Vol. 2A (325383-060US/Sept 2016)
vcvttps2qq	VCVTPS2QQ	AVX512VL AVX512DQ	Convert with Truncation Packed Single Precision Floating-Point Values to Packed Singed Quadword Integer Values	page 5-66 Vol. 2C (325383-060US/Sept 2016)
vcvttps2udq	VCVTPS2UDQ	AVX512VL	Convert with Truncation Packed Single-Precision Floating-Point Values to Packed Unsigned Doubleword Integer Values	page 5-64 Vol. 2C (325383-060US/Sept 2016)
vcvttps2uqq	VCVTPS2UQQ	AVX512DQ AVX512VL	Convert with Truncation Packed Single Precision Floating-Point Values to Packed Unsigned Quadword Integer Values	page 5-68 Vol. 2C (325383-060US/Sept 2016)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
vcvtudq2pd	VCVTUDQ2PD	AVX512VL	Convert Packed Unsigned Doubleword Integers to Packed Double-Precision Floating-Point Values	page 5-73 Vol. 2C (325383-060US/Sept 2016)
vcvtudq2ps	VCVTUDQ2PS	AVX512VL	Convert Packed Unsigned Doubleword Integers to Packed Single-Precision Floating-Point Values	page 5-75 Vol. 2C (325383-060US/Sept 2016)
vcvtuqq2pd	VCVTUQQ2PD	AVX512VL AVX512DQ	Convert Packed Unsigned Quadword Integers to Packed Double-Precision Floating-Point Values	page 5-77 Vol. 2C (325383-060US/Sept 2016)
vcvtuqq2ps	VCVTUQQ2PS	AVX512VL AVX512DQ	Convert Packed Unsigned Quadword Integers to Packed Single-Precision Floating-Point Values	page 5-79 Vol. 2C (325383-060US/Sept 2016)
vdbpsadbw	VDBPSADBW	AVX512VL AVX512BW	Double Block Packed Sum-Absolute-Differences (SAD) on Unsigned Bytes	page 5-85 Vol. 2C (325383-060US/Sept 2016)
vdivpd	VDIVPD	AVX512VL	Divide Packed Double-Precision Floating-Point Values	page 3-288 Vol. 2A (325383-060US/Sept 2016)
vdivps	VDIVPS	AVX512VL	Divide Packed Single-Precision Floating-Point Values	page 3-291 Vol. 2A (325383-060US/Sept 2016)

3.9 AVX512 Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
vexp2pd	VEXP2PD	AVX512ER	Approximation to the Exponential 2^x of Packed Double-Precision Floating-Point Values with Less Than 2^{-23} Relative Error	page 5-95 Vol. 2C (325383-060US/Sept 2016)
vexp2ps	VEXP2PS	AVX512ER	Approximation to the Exponential 2^x of Packed Single-Precision Floating-Point Values with Less Than 2^{-23} Relative Error	page 5-97 Vol. 2C (325383-060US/Sept 2016)
vexpandpd	VEXPANDPD	AVX512VL	Load Sparse Packed Double-Precision Floating-Point Values from Dense Memory	page 5-89 Vol. 2C (325383-060US/Sept 2016)
vexpandps	VEXPANDPS	AVX512VL	Load Sparse Packed Single-Precision Floating-Point Values from Dense Memory	page 5-91 Vol. 2C (325383-060US/Sept 2016)
vextractf32x4	VEXTRACTF32X4	AVX512VL	Extract 128 bits of Packed Single-Precision Floating-Point Values	page 5-99 Vol. 2C (325383-060US/Sept 2016)
vextractf64x2	VEXTRACTF64X2	AVX512VL	Extract 128 bits of Packed Double-Precision Floating-Point Values	page 5-99 Vol. 2C (325383-060US/Sept 2016)
vextracti32x4	VEXTRACTI32X4	AVX512VL	Extract 128 bits of Packed Single-	page 5-99 Vol. 2C (325383-

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
			Precision Floating-Point Values	060US/Sept 2016)
vextracti64x2	VEXTRACTI64X2	AVX512VL AVX512DQ	Extract 128 bits of Quadword integer Values	page 5-106 Vol. 2C (325383-060US/Sept 2016)
vfixupimmpd	VFIXUPIMMPD	AVX512VL	Fix Up Special Packed Float64 Values	page 5-112 Vol. 2C (325383-060US/Sept 2016)
vfixupimmps	VFIXUPIMMPS	AVX512VL	Fix Up Special Packed Float32 Values	page 5-116 Vol. 2C (325383-060US/Sept 2016)
vfmadd132pd	VFMADD132PD	AVX512VL	Multiply Packed Double-Precision Floating-Point Values	page 5-126 Vol. 2C (325383-060US/Sept 2016)
vfmadd132ps	VFMADD132PS	AVX512VL	Multiply Packed Single-Precision Floating-Point Values	page 5-133 Vol. 2C (325383-060US/Sept 2016)
vfmadd213pd	VFMADD213PD	AVX512VL	Multiply Packed Double-Precision Floating-Point Values	page 5-126 Vol. 2C (325383-060US/Sept 2016)
vfmadd213ps	VFMADD213PS	AVX512VL	Multiply Packed Single-Precision Floating-Point Values	page 5-133 Vol. 2C (325383-060US/Sept 2016)
vfmadd231pd	VFMADD231PD	AVX512VL	Multiply Packed Double-Precision Floating-Point Values	page 5-126 Vol. 2C (325383-060US/Sept 2016)
vfmadd231ps	VFMADD231PS	AVX512VL	Multiply Packed Single-Precision Floating-Point Values	page 5-133 Vol. 2C (325383-060US/Sept 2016)
vfmaddsub132pd	VFMADDSUB132PD	AVX512VL	Multiply Packed Double-	page 5-146 Vol. 2C (325383-

3.9 AVX512 Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
			Precision Floating-Point Values	060US/Sept 2016)
vfmaddsub132ps	VFMASSUB132PS	AVX512VL	Multiply Packed Single-Precision Floating-Point Values	page 5-156 Vol. 2C (325383-060US/Sept 2016)
vfmaddsub213pd	VFMASSUB213PD	AVX512VL	Multiply Packed Double-Precision Floating-Point Values	page 5-146 Vol. 2C (325383-060US/Sept 2016)
vfmaddsub213ps	VFMASSUB213PS	AVX512VL	Multiply Packed Single-Precision Floating-Point Values	page 5-156 Vol. 2C (325383-060US/Sept 2016)
vfmaddsub231pd	VFMASSUB231PD	AVX512VL	Multiply Packed Double-Precision Floating-Point Values	page 5-146 Vol. 2C (325383-060US/Sept 2016)
vfmaddsub231ps	VFMASSUB231PS	AVX512VL	Multiply Packed Single-Precision Floating-Point Values	page 5-156 Vol. 2C (325383-060US/Sept 2016)
vfmsub132pd	VFMSUB132PD	AVX512VL	Multiply Packed Double-Precision Floating-Point Values	page 5-185 Vol. 2C (325383-060US/Sept 2016)
vfmsub132ps	VFMSUB132PS	AVX512VL	Multiply Packed Single-Precision Floating-Point Values	page 5-192 Vol. 2C (325383-060US/Sept 2016)
vfmsub213pd	VFMSUB213PD	AVX512VL	Multiply Packed Double-Precision Floating-Point Values	page 5-185 Vol. 2C (325383-060US/Sept 2016)
vfmsub213ps	VFMSUB213PS	AVX512VL	Multiply Packed Single-Precision Floating-Point Values	page 5-192 Vol. 2C (325383-060US/Sept 2016)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
vfmsub231pd	VFMSUB231PD	AVX512VL	Multiply Packed Double-Precision Floating-Point Values	page 5-185 Vol. 2C (325383-060US/Sept 2016)
vfmsub231ps	VFMSUB231PS	AVX512VL	Multiply Packed Single-Precision Floating-Point Values	page 5-192 Vol. 2C (325383-060US/Sept 2016)
vfmsubadd132pd	VFMSUBADD132PD	AVX512VL	Multiply Packed Double-Precision Floating-Point Values	page 5-165 Vol. 2C (325383-060US/Sept 2016)
vfmsubadd132ps	VFMSUBADD132PS	AVX512VL	Multiply Packed Single-Precision Floating-Point Values	page 5-175 Vol. 2C (325383-060US/Sept 2016)
vfmsubadd213pd	VFMSUBADD213PD	AVX512VL	Multiply Packed Double-Precision Floating-Point Values	page 5-165 Vol. 2C (325383-060US/Sept 2016)
vfmsubadd213ps	VFMSUBADD213PS	AVX512VL	Multiply Packed Single-Precision Floating-Point Values	page 5-175 Vol. 2C (325383-060US/Sept 2016)
vfmsubadd231pd	VFMSUBADD231PD	AVX512VL	Multiply Packed Double-Precision Floating-Point Values	page 5-165 Vol. 2C (325383-060US/Sept 2016)
vfmsubadd231ps	VFMSUBADD231PS	AVX512VL	Multiply Packed Single-Precision Floating-Point Values	page 5-175 Vol. 2C (325383-060US/Sept 2016)
vfnmadd132pd	VFNMADD132PD	AVX512VL	Multiply Packed Double-Precision Floating-Point Values	page 5-205 Vol. 2C (325383-060US/Sept 2016)
vfnmadd132ps	VFNMADD132PS	AVX512VL	Multiply Packed Single-Precision Floating-Point Values	page 5-212 Vol. 2C (325383-

3.9 AVX512 Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
			Floating-Point Values	060US/Sept 2016)
vfnmadd213pd	VFNMADD213PD	AVX512VL	Multiply Packed Double-Precision Floating-Point Values	page 5-205 Vol. 2C (325383-060US/Sept 2016)
vfnmadd213ps	VFNMADD213PS	AVX512VL	Multiply Packed Single-Precision Floating-Point Values	page 5-212 Vol. 2C (325383-060US/Sept 2016)
vfnmadd231pd	VFNMADD231PD	AVX512VL	Multiply Packed Double-Precision Floating-Point Values	page 5-205 Vol. 2C (325383-060US/Sept 2016)
vfnmadd231ps	VFNMADD231PS	AVX512VL	Multiply Packed Single-Precision Floating-Point Values	page 5-212 Vol. 2C (325383-060US/Sept 2016)
vfnmsub132pd	VFNMSUB132PD	AVX512VL	Multiply Packed Double-Precision Floating-Point Values	page 5-224 Vol. 2C (325383-060US/Sept 2016)
vfnmsub132ps	VFNMSUB132PS	AVX512VL	Multiply Packed Single-Precision Floating-Point Values	page 5-230 Vol. 2C (325383-060US/Sept 2016)
vfnmsub213pd	VFNMSUB213PD	AVX512VL	Multiply Packed Double-Precision Floating-Point Values	page 5-224 Vol. 2C (325383-060US/Sept 2016)
vfnmsub213ps	VFNMSUB213PS	AVX512VL	Multiply Packed Single-Precision Floating-Point Values	page 5-230 Vol. 2C (325383-060US/Sept 2016)
vfnmsub231pd	VFNMSUB231PD	AVX512VL	Multiply Packed Double-Precision Floating-Point Values	page 5-224 Vol. 2C (325383-060US/Sept 2016)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
vfnmsub231ps	VFNMSUB231PS	AVX512VL	Multiply Packed Single-Precision Floating-Point Values	page 5-230 Vol. 2C (325383-060US/Sept 2016)
vfpclasspd	VFPCLASSPD	AVX512VL AVX512DQ	Tests Types Of a Packed Float64 Values	page 5-242 Vol. 2C (325383-060US/Sept 2016)
vfpclassps	VFPCLASSPS	AVX512VL AVX512DQ	Tests Types Of a Packed Float32 Values	page 5-245 Vol. 2C (325383-060US/Sept 2016)
vfpclasssd	VFPCLASSSD	AVX512DQ	Tests Types Of a Scalar Float64 Values	page 5-247 Vol. 2C (325383-060US/Sept 2016)
vfpclassss	VFPCLASSSS	AVX512DQ	Tests Types Of a Scalar Float32 Values	page 5-249 Vol. 2C (325383-060US/Sept 2016)
vgatherdpd	VGATHERDPD	AVX512VL	Gather Packed DP FP Values Using Signed Dword/Qword Indices	page 5-251 Vol. 2C (325383-060US/Sept 2016)
vgatherdps	VGATHERDPS	AVX512VL	Gather Packed SP FP Values Using Signed Dword/Qword Indices	page 5-256 Vol. 2C (325383-060US/Sept 2016)
vgatherpf0dpd	VGATHERPF0DPD	AVX512PF	Parse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint	page 5-264 Vol. 2C (325383-060US/Sept 2016)
vgatherpf0dps	VGATHERPF0DPS	AVX512PF	Parse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint	page 5-264 Vol. 2C (325383-060US/Sept 2016)
vgatherpf0qpd	VGATHERPF0QPD	AVX512PF	Parse Prefetch Packed SP/DP Data Values	page 5-264 Vol. 2C (325383-

3.9 AVX512 Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
			with Signed Dword, Signed Qword Indices Using T0 Hint	060US/Sept 2016)
vgatherpf0qps	VGATHERPF0QPS	AVX512PF	Parse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint	page 5-264 Vol. 2C (325383-060US/Sept 2016)
vgatherpf1dpd	VGATHERPF1DPD	AVX512PF	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint	page 5-267 Vol. 2C (325383-060US/Sept 2016)
vgatherpf1dps	VGATHERPF1DPS	AVX512PF	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint	page 5-267 Vol. 2C (325383-060US/Sept 2016)
vgatherpf1qpd	VGATHERPF1QPD	AVX512PF	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint	page 5-267 Vol. 2C (325383-060US/Sept 2016)
vgatherpf1qps	VGATHERPF1QPS	AVX512PF	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint	page 5-267 Vol. 2C (325383-060US/Sept 2016)
vgatherqpd	VGATHERQPD	AVX512VL	Gather Packed Single, Packed Double with Signed Qword Indices	page 5-270 Vol. 2C (325383-060US/Sept 2016)
vgatherqps	VGATHERQPS	AVX512VL	Gather Packed Single, Packed Double with	page 5-270 Vol. 2C (325383-060US/Sept 2016)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
			Signed Qword Indices	
vgetexppd	VGETEXPPD	AVX512VL	Convert Exponents of Packed DP FP Values to DP FP Values	page 5-288 Vol. 2C (325383-060US/Sept 2016)
vgetexpps	VGETEXPPS	AVX512VL	Convert Exponents of Packed SP FP Values to SP FP Values	page 5-291 Vol. 2C (325383-060US/Sept 2016)
vgetmantpd	VGETMANTPD	AVX512VL	Extract Float64 Vector of Normalized Mantissas from Float64 Vector	page 5-299 Vol. 2C (325383-060US/Sept 2016)
vgetmantps	VGETMANTPS	AVX512VL	Extract Float32 Vector of Normalized Mantissas from Float32 Vector	page 5-303 Vol. 2C (325383-060US/Sept 2016)
vinser tf32x4	VINSERTF32X4	AVX512VL	Insert Packed Floating-Point Values	page 5-310 Vol. 2C (325383-060US/Sept 2016)
vinser tf32x8	VINSERTF32X8	AVX512DQ	Insert Packed Floating-Point Values	page 5-310 Vol. 2C (325383-060US/Sept 2016)
vinser tf64x2	VINSERTF64X2	AVX512DQ AVX512VL	Insert Packed Floating-Point Values	page 5-310 Vol. 2C (325383-060US/Sept 2016)
vinser ti32x4	VINSERTI32X4	AVX512VL	Insert Packed Integer Values	page 5-314 Vol. 2C (325383-060US/Sept 2016)
vinser ti32x8	VINSERTI32X8	AVX512DQ	Insert Packed Integer Values	page 5-314 Vol. 2C (325383-060US/Sept 2016)
vinser ti64x2	VINSERTI64X2	AVX512DQ AVX512VL	Insert Packed Integer Values	page 5-314 Vol. 2C (325383-060US/Sept 2016)

3.9 AVX512 Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
vmaxpd	VMAXPD	AVX512VL	Maximum of Packed Double-Precision Floating-Point Values	page 4-12 Vol. 2B (325383-060US/Sept 2016)
vmaxps	VMAXPS	AVX512VL	Maximum of Packed Single-Precision Floating-Point Values	page 4-15 Vol. 2B (325383-060US/Sept 2016)
vminpd	VMINPD	AVX512VL	Minimum of Packed Double-Precision Floating-Point Values	page 4-23 Vol. 2B (325383-060US/Sept 2016)
vminps	VMINPS	AVX512VL	Minimum of Packed Single-Precision Floating-Point Values	page 4-26 Vol. 2B (325383-060US/Sept 2016)
vmovapd	VMOVAPD	AVX512VL	Move Aligned Packed Double-Precision Floating-Point Values	page 4-45 Vol. 2B (325383-060US/Sept 2016)
vmovaps	VMOVAPS	AVX512VL	Move Aligned Packed Single-Precision Floating-Point Values	page 4-49 Vol. 2B (325383-060US/Sept 2016)
vmovddup	VMOVDUP	AVX512VL	Replicate Double FP Values	page 4-59 Vol. 2B (325383-060US/Sept 2016)
vmovdqa32	VMOVDQA32	AVX512VL	Move Aligned Packed Integer Values	page 4-62 Vol. 2B (325383-060US/Sept 2016)
vmovdqa64	VMOVDQA64	AVX512VL	Move Aligned Packed Integer Values	page 4-62 Vol. 2B (325383-060US/Sept 2016)
vmovdqu16	VMOVDQU16	AVX512VL AVX512BW	Move Unaligned Packed Integer Values	page 4-67 Vol. 2B (325383-060US/Sept 2016)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
<code>vmovdqu32</code>	<code>VMOVDQU32</code>	AVX512VL	Move Unaligned Packed Integer Values	page 4-67 Vol. 2B (325383-060US/Sept 2016)
<code>vmovdqu64</code>	<code>VMOVDQU64</code>	AVX512VL	Move Unaligned Packed Integer Values	page 4-68 Vol. 2B (325383-060US/Sept 2016)
<code>vmovdqu8</code>	<code>VMOVDQU8</code>	AVX512BW AVX512VL	Move Unaligned Packed Integer Values	page 4-67 Vol. 2B (325383-060US/Sept 2016)
<code>vmovntdq</code>	<code>VMOVNTDQ</code>	AVX512VL	Store Packed Integers Using Non-Temporal Hint	page 4-94 Vol. 2B (325383-060US/Sept 2016)
<code>vmovntdqa</code>	<code>VMOVNTDQA</code>	AVX512VL	Load Double Quadword Non-Temporal Aligned Hint	page 4-92 Vol. 2B (325383-060US/Sept 2016)
<code>vmovntpd</code>	<code>VMOVNTPD</code>	AVX512VL	Store Packed Double-Precision Floating-Point Values Using Non-Temporal Hint	page 4-98 Vol. 2B (325383-060US/Sept 2016)
<code>vmovntps</code>	<code>VMOVNTPS</code>	AVX512VL	Store Packed Single-Precision Floating-Point Values Using Non-Temporal Hint	page 4-100 Vol. 2B (325383-060US/Sept 2016)
<code>vmovshdup</code>	<code>VMOVSHDUP</code>	AVX512VL	Replicate Single FP Values	page 4-114 Vol. 2B (325383-060US/Sept 2016)
<code>vmovsldup</code>	<code>VMOVSLDUP</code>	AVX512VL	Replicate Single FP Values	page 4-117 Vol. 2B (325383-060US/Sept 2016)
<code>vmovupd</code>	<code>VMOVUPD</code>	AVX512VL	Move Unaligned Packed Double-Precision	page 4-126 Vol. 2B (325383-060US/Sept 2016)

3.9 AVX512 Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
			Floating-Point Values	
vmovups	VMOVUPS	AVX512VL	Move Unaligned Packed Single-Precision Floating-Point Values	page 4-130 Vol. 2B (325383-060US/Sept 2016)
vmulpd	VMULPD	AVX512VL	Multiply Packed Double-Precision Floating-Point Values	page 4-146 Vol. 2B (325383-060US/Sept 2016)
vmulps	VMULPS	AVX512VL	Multiply Packed Single-Precision Floating-Point Values	page 4-149 Vol. 2B (325383-060US/Sept 2016)
vorpd	VORPD	AVX512DQ AVX512VL	Bitwise Logical OR of Packed Double Precision Floating-Point Values	page 4-168 Vol. 2B (325383-060US/Sept 2016)
vorps	VORPS	AVX512DQ AVX512VL	Bitwise Logical OR of Packed Single Precision Floating-Point Values	page 4-171 Vol. 2B (325383-060US/Sept 2016)
vpabsb	VPABSB	AVX512VL AVX512BW	Packed Absolute Value	page 4-180 Vol. 2B (325383-060US/Sept 2016)
vpabsd	VPABSD	AVX512VL	Packed Absolute Value	page 4-181 Vol. 2B (325383-060US/Sept 2016)
vpabsq	VPABSQ	AVX512VL	Packed Absolute Value	page 4-181 Vol. 2B (325383-060US/Sept 2016)
vpabsw	VPABSW	AVX512VL AVX512BW	Packed Absolute Value	page 4-180 Vol. 2B (325383-060US/Sept 2016)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
vpackssdw	VPACKSSDW	AVX512VL AVX512BW	Pack with Signed Saturation	page 4-186 Vol. 2B (325383-060US/Sept 2016)
vpacksswb	VPACKSSWB	AVX512VL AVX512BW	Pack with Signed Saturation	page 4-186 Vol. 2B (325383-060US/Sept 2016)
vpackusdw	VPACKUSDW	AVX512VL AVX512BW	Pack with Unsigned Saturation	page 4-194 Vol. 2B (325383-060US/Sept 2016)
vpackuswb	VPACKUSWB	AVX512VL AVX512BW	Pack with Unsigned Saturation	page 4-199 Vol. 2B (325383-060US/Sept 2016)
vpaddb	VPADDB	AVX512BW AVX512VL	Add Packed Integers	page 4-204 Vol. 2B (325383-060US/Sept 2016)
vpadd	VPADD	AVX512VL	Add Packed Integers	page 4-204 Vol. 2B (325383-060US/Sept 2016)
vpaddq	VPADDQ	AVX512VL	Add Packed Integers	page 4-204 Vol. 2B (325383-060US/Sept 2016)
vpaddsb	VPADDSB	AVX512VL AVX512BW	Add Packed Signed Integers with Signed Saturation	page 4-211 Vol. 2B (325383-060US/Sept 2016)
vpaddsw	VPADDSW	AVX512VL AVX512BW	Add Packed Signed Integers with Signed Saturation	page 4-211 Vol. 2B (325383-060US/Sept 2016)
vpaddusb	VPADDUSB	AVX512VL AVX512BW	Add Packed Unsigned Integers with Unsigned Saturation	page 4-215 Vol. 2B (325383-060US/Sept 2016)
vpaddusw	VPADDUSW	AVX512VL AVX512BW	Add Packed Unsigned Integers with Unsigned Saturation	page 4-215 Vol. 2B (325383-060US/Sept 2016)

3.9 AVX512 Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
vpaddw	VPADDW	AVX512BW AVX512VL	Add Packed Integers	page 4-204 Vol. 2B (325383-060US/Sept 2016)
vpalignr	VPALIGNR	AVX512BW AVX512VL	Packed Align Right	page 4-219 Vol. 2B (325383-060US/Sept 2016)
vpandd	VPANDD	AVX512VL	Logical AND	page 4-223 Vol. 2B (325383-060US/Sept 2016)
vpandnd	VPANDND	AVX512VL	Logical AND NOT	page 4-226 Vol. 2B (325383-060US/Sept 2016)
vpandnq	VPANDNQ	AVX512VL	Logical AND NOT	page 4-226 Vol. 2B (325383-060US/Sept 2016)
vpandq	VPANDQ	AVX512VL	Logical AND	page 4-223 Vol. 2B (325383-060US/Sept 2016)
vpavgb	VPAVGB	AVX512BW AVX512VL	Average Packed Integers	page 4-230 Vol. 2B (325383-060US/Sept 2016)
vpavgw	VPAVGW	AVX512BW AVX512VL	Average Packed Integers	page 4-230 Vol. 2B (325383-060US/Sept 2016)
vpblendmb	VPBLENDMB	AVX512VL AVX512BW	Blend Byte/ Word Vectors Using an OpMask Control	page 5-323 Vol. 2C (325383-060US/Sept 2016)
vpblendmd	VPBLENDMD	AVX512VL	Blend Int32/ Int64 Vectors Using an OpMask Control	page 5-325 Vol. 2C (325383-060US/Sept 2016)
vpblendmq	VPBLENDMQ	AVX512VL	Blend Int32/ Int64 Vectors Using an OpMask Control	page 5-325 Vol. 2C (325383-060US/Sept 2016)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
vpblendmw	VPBLENDMW	AVX512VL AVX512BW	Blend Byte/ Word Vectors Using an OpMask Control	page 5-323 Vol. 2C (325383- 060US/Sept 2016)
vpbroadcastb	VPBROADCASTB	AVX512VL AVX512BW	Load with Broadcast Integer Data from General Purpose Register	page 5-328 Vol. 2C (325383- 060US/Sept 2016)
vpbroadcastd	VPBROADCASTD	AVX512VL	Load with Broadcast Integer Data from General Purpose Register	page 5-328 Vol. 2C (325383- 060US/Sept 2016)
vpbroadcastmb2q	VPBROADCASTMB2Q	AVX512VL AVX512CD	Broadcast Mask to Vector Register	page 5-19 Vol. 2C (325383- 060US/Sept 2016)
vpbroadcastmw2d	VPBROADCASTMW2D	AVX512VL AVX512CD	Broadcast Mask to Vector Register	page 5-19 Vol. 2C (325383- 060US/Sept 2016)
vpbroadcastq	VPBROADCASTQ	AVX512VL	Load with Broadcast Integer Data from General Purpose Register	page 5-328 Vol. 2C (325383- 060US/Sept 2016)
vpbroadcastw	VPBROADCASTW	AVX512VL AVX512BW	Load with Broadcast Integer Data from General Purpose Register	page 5-328 Vol. 2C (325383- 060US/Sept 2016)
vpcmpb	VPCMPB	AVX512BW AVX512VL	Compare Packed Byte Values Into Mask	page 5-339 Vol. 2C (325383- 060US/Sept 2016)
vpcmpd	VPCMPD	AVX512VL	Compare Packed Integer Values into Mask	page 5-342 Vol. 2C (325383- 060US/Sept 2016)
vpcmpeq	VPCMPEQ	AVX512VL	Compare Packed Qword Data for Equal	page 4-250 Vol. 2B (325383-

3.9 AVX512 Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
				060US/Sept 2016)
vpcmpgtb	VPCMPGTB	AVX512VL AVX512BW	Compare Packed Signed Integers for Greater Than	page 4-257 Vol. 2B (325383-060US/Sept 2016)
vpcmpgtd	VPCMPGTD	AVX512VL	Compare Packed Signed Integers for Greater Than	page 4-257 Vol. 2B (325383-060US/Sept 2016)
vpcmpgtq	VPCMPGTQ	AVX512VL	Compare Packed Data for Greater Than	page 4-263 Vol. 2B (325383-060US/Sept 2016)
vpcmpgtw	VPCMPGTW	AVX512VL AVX512BW	Compare Packed Signed Integers for Greater Than	page 4-258 Vol. 2B (325383-060US/Sept 2016)
vpcmpq	VPCMPQ	AVX512VL	Compare Packed Integer Values into Mask	page 5-345 Vol. 2C (325383-060US/Sept 2016)
vpcmpub	VPCMPUB	AVX512VL AVX512BW	Compare Packed Byte Values Into Mask	page 5-339 Vol. 2C (325383-060US/Sept 2016)
vpcmpud	VPCMPUD	AVX512VL	Compare Packed Integer Values into Mask	page 5-342 Vol. 2C (325383-060US/Sept 2016)
vpcmpuq	VPCMPUQ	AVX512VL	Compare Packed Integer Values into Mask	page 5-345 Vol. 2C (325383-060US/Sept 2016)
vpcmpuw	VPCMPUW	AVX512VL AVX512BW	Compare Packed Word Values Into Mask	page 5-348 Vol. 2C (325383-060US/Sept 2016)
vpcmpw	VPCMPW	AVX512BW AVX512VL	Compare Packed Word Values Into Mask	page 5-348 Vol. 2C (325383-060US/Sept 2016)
vpcmpressd	VPCMPRESSD	AVX512VL	Store Sparse Packed Doubleword Integer Values into Dense	page 5-351 Vol. 2C (325383-060US/Sept 2016)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
			Memory/ Register	
vpcompressq	VPCOMPRESSQ	AVX512VL	Store Sparse Packed Quadword Integer Values into Dense Memory/ Register	page 5-353 Vol. 2C (325383-060US/Sept 2016)
vpconflictq	VPCONFLICTQ	AVX512VL AVX512CD	Detect Conflicts Within a Vector of Packed Dword/Qword Values into Dense Memory/ Register	page 5-355 Vol. 2C (325383-060US/Sept 2016)
vpconflictd	VPCONFLICTD	AVX512VL AVX512CD	Detect Conflicts Within a Vector of Packed Dword/Qword Values into Dense Memory/ Register	page 5-355 Vol. 2C (325383-060US/Sept 2016)
vpermd	VPERMD	AVX512VL	Permute Packed Doublewords/ Words Elements	page 5-362 Vol. 2C (325383-060US/Sept 2016)
vpermi2b	VPERMI2B	AVX512VL AVX512VBMI	Full Permute of Bytes from Two Tables Overwriting the Index	page 5-9 (319433-026/Oct 2016)
vpermi2d	VPERMI2D	AVX512VL	Full Permute From Two Tables Overwriting the Index	page 5-365 Vol. 2C (325383-060US/Sept 2016)
vpermi2pd	VPERMI2PD	AVX512VL	Full Permute From Two Tables Overwriting the Index	page 5-366 Vol. 2C (325383-060US/Sept 2016)
vpermi2ps	VPERMI2PS	AVX512VL	Full Permute From Two Tables Overwriting the Index	page 5-365 Vol. 2C (325383-060US/Sept 2016)

3.9 AVX512 Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
vperm2q	VPERM2Q	AVX512VL	Full Permute From Two Tables Overwriting the Index	page 5-365 Vol. 2C (325383-060US/Sept 2016)
vperm2w	VPERM2W	AVX512VL AVX512BW	Full Permute From Two Tables Overwriting the Index	page 5-365 Vol. 2C (325383-060US/Sept 2016)
vpermilpd	VPERMILPD	AVX512VL	Permute In-Lane of Pairs of Double-Precision Floating-Point Values	page 5-371 Vol. 2C (325383-060US/Sept 2016)
vpermilps	VPERMILPS	AVX512VL	Permute In-Lane of Quadruples of Single-Precision Floating-Point Values	page 5-376 Vol. 2C (325383-060US/Sept 2016)
vpermpd	VPERMPD	AVX512VL	Permute Double-Precision Floating-Point Elements	page 5-381 Vol. 2C (325383-060US/Sept 2016)
vpermpps	VPERMPPS	AVX512VL	Permute Single-Precision Floating-Point Elements	page 5-384 Vol. 2C (325383-060US/Sept 2016)
vpermq	VPERMQ	AVX512VL	Qwords Element Permutation	page 5-387 Vol. 2C (325383-060US/Sept 2016)
vpermt2b	VPERMT2B	AVX512VL AVX512VBMI	Full Permute of Bytes from Two Tables Overwriting a Table	page 5-11 (319433-026/Oct 2016)
vpermt2d	VPERMT2D	AVX512VL	Full Permute from Two Tables Overwriting one Table	page 5-13 (319433-026/Oct 2016)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
vpermt2pd	VPERMT2PD	AVX512VL	Full Permute from Two Tables Overwriting one Table	page 5-13 (319433-026/Oct 2016)
vpermt2ps	VPERMT2PS	AVX512VL	Full Permute from Two Tables Overwriting one Table	page 5-13 (319433-026/Oct 2016)
vpermt2q	VPERMT2Q	AVX512VL	Full Permute from Two Tables Overwriting one Table	page 5-13 (319433-026/Oct 2016)
vpermt2w	VPERMT2W	AVX512VL AVX512BW	Full Permute from Two Tables Overwriting one Table	page 5-13 (319433-026/Oct 2016)
vpermw	VPERMW	AVX512VL AVX512BW	Permute Packed Doublewords/ Words Elements	page 5-362 Vol. 2C (325383-060US/Sept 2016)
vpexpandd	VPEXPANDD	AVX512VL	Load Sparse Packed Doubleword Integer Values from Dense Memory / Register	page 5-390 Vol. 2C (325383-060US/Sept 2016)
vpexpandq	VPEXPANDQ	AVX512VL	Load Sparse Packed Quadword Integer Values from Dense Memory / Register	page 5-392 Vol. 2C (325383-060US/Sept 2016)
vpextrb	VPEXTRB	AVX512BW	Extract Byte/ Dword/Qword	page 4-274 Vol. 2B (325383-060US/Sept 2016)
vpextrd	VPEXTRD	AVX512DQ	Extract Byte/ Dword/Qword	page 4-274 Vol. 2B (325383-060US/Sept 2016)
vpgatherdd	VPGATHERDD	AVX512VL	Gather Packed Dword Values	page 5-273 Vol. 2C (325383-

3.9 AVX512 Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
			Using Signed Dword/Qword Indices	060US/Sept 2016)
vpgatherdq	VPGATHERDQ	AVX512VL	Gather Packed Dword, Packed Qword with Signed Dword Indices	page 5-277 Vol. 2C (325383-060US/Sept 2016)
vpgatherqd	VPGATHERQD	AVX512VL	Gather Packed Dword, Packed Qword with Signed Qword Indices	page 5-285 Vol. 2C (325383-060US/Sept 2016)
vpgatherqq	VPGATHERQQ	AVX512VL	Gather Packed Dword, Packed Qword with Signed Qword Indices	page 5-285 Vol. 2C (325383-060US/Sept 2016)
vpinsrb	VPINSRB	AVX512BW	Insert Byte	page 4-293 Vol. 2B (325383-060US/Sept 2016)
vpinsrd	VPINSRD	AVX512DQ	Insert DWord	page 4-293 Vol. 2B (325383-060US/Sept 2016)
vpinsrq	VPINSRQ	AVX512DQ	Insert QWord	page 4-293 Vol. 2B (325383-060US/Sept 2016)
vpinsrw	VPINSRW	AVX512BW	Insert Word	page 4-296 Vol. 2B (325383-060US/Sept 2016)
vplzcntd	VPLZCNTD	AVX512CD AVX512VL	Count the Number of Leading Zero Bits for Packed Dword, Packed Qword Values	page 5-394 Vol. 2C (325383-060US/Sept 2016)
vplzcntq	VPLZCNTQ	AVX512CD AVX512VL	Count the Number of Leading Zero Bits for Packed Dword, Packed Qword Values	page 5-394 Vol. 2C (325383-060US/Sept 2016)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
vpadd52huq	VPADD52HUQ	AVX512VL AVX512IFMA	Packed Multiply of Unsigned 52-bit Unsigned Integers and Add High 52-bit Products to 64-bit Accumulators	page 5-20 (319433-026/Oct 2016)
vpadd52luq	VPADD52LUQ	AVX512VL AVX512IFMA	Packed Multiply of Unsigned 52-bit Integers and Add the Low 52-bit Products to Qword Accumulators	page 5-18 (319433-026/Oct 2016)
vpaddubsw	VPADDUBSW	AVX512VL AVX512BW	Multiply and Add Packed Signed and Unsigned Bytes	page 4-298 Vol. 2B (325383-060US/Sept 2016)
vpaddwd	VPADDWD	AVX512BW AVX512VL	Multiply and Add Packed Integers	page 4-301 Vol. 2B (325383-060US/Sept 2016)
vpmaxsb	VPMAXSB	AVX512BW AVX512VL	Maximum of Packed Signed Byte Integers	page 4-304 Vol. 2B (325383-060US/Sept 2016)
vpmaxsd	VPMAXSD	AVX512VL	Maximum of Packed Signed Dword Integers	page 4-304 Vol. 2B (325383-060US/Sept 2016)
vpmaxsq	VPMAXSQ	AVX512VL	Maximum of Packed Signed Qword Integers	page 4-305 Vol. 2B (325383-060US/Sept 2016)
vpmaxsw	VPMAXSW	AVX512VL AVX512BW	Maximum of Packed Signed Word Integers	page 4-304 Vol. 2B (325383-060US/Sept 2016)
vpmaxub	VPMAXUB	AVX512VL AVX512BW	Maximum of Packed Unsigned Byte Integers	page 4-311 Vol. 2B (325383-060US/Sept 2016)
vpmaxud	VPMAXUD	AVX512VL	Maximum of Packed	page 4-316 Vol. 2B (325383-

3.9 AVX512 Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
			Unsigned Dword Integers	060US/Sept 2016)
vpmaxuq	VPMAXUQ	AVX512VL	Maximum of Packed Unsigned QWord Integers	page 4-316 Vol. 2B (325383-060US/Sept 2016)
vpmaxuw	VPMAXUW	AVX512VL AVX512BW	Maximum of Packed Unsigned Word Integers	page 4-311 Vol. 2B (325383-060US/Sept 2016)
vpminsb	VPMINSB	AVX512VL AVX512BW	Minimum of Packed Signed Byte Integers	page 4-320 Vol. 2B (325383-060US/Sept 2016)
vpminsd	VPMINSD	AVX512VL	Minimum of Packed Signed DWord Integers	page 4-325 Vol. 2B (325383-060US/Sept 2016)
vpminsq	VPMINSQ	AVX512VL	Minimum of Packed Signed QWord Integers	page 4-325 Vol. 2B (325383-060US/Sept 2016)
vpminsw	VPMINSW	AVX512VL AVX512BW	Minimum of Packed Signed Word Integers	page 4-320 Vol. 2B (325383-060US/Sept 2016)
vpminub	VPMINUB	AVX512VL AVX512BW	Minimum of Packed Unsigned Byte Integers	page 4-329 Vol. 2B (325383-060US/Sept 2016)
vpminud	VPMINUD	AVX512VL	Minimum of Packed Unsigned DWord Integers	page 4-334 Vol. 2B (325383-060US/Sept 2016)
vpminuq	VPMINUQ	AVX512VL	Minimum of Packed Unsigned QWord Integers	page 4-334 Vol. 2B (325383-060US/Sept 2016)
vpminuw	VPMINUW	AVX512VL AVX512BW	Minimum of Packed Unsigned Word Integers	page 4-329 Vol. 2B (325383-060US/Sept 2016)
vpmovb2m	VPMOVB2M	AVX512VL AVX512BW	Convert a Vector Register to a Mask	page 5-403 Vol. 2C (325383-060US/Sept 2016)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
vpmovd2m	VPMOVD2M	AVX512VL AVX512DQ	Convert a Vector Register to a Mask	page 5-403 Vol. 2C (325383-060US/Sept 2016)
vpmovdb	VPMOVDB	AVX512VL	Down Convert DWord to Byte	page 5-418 Vol. 2C (325383-060US/Sept 2016)
vpmovdw	VPMOVDW	AVX512VL	Down Convert DWord to Word	page 5-422 Vol. 2C (325383-060US/Sept 2016)
vpmovm2b	VPMOVM2B	AVX512VL AVX512BW	Convert a Mask Register to a Vector Register	page 5-400 Vol. 2C (325383-060US/Sept 2016)
vpmovm2d	VPMOVM2D	AVX512DQ AVX512VL	Convert a Mask Register to a Vector Register	page 5-400 Vol. 2C (325383-060US/Sept 2016)
vpmovm2q	VPMOVM2Q	AVX512DQ AVX512VL	Convert a Mask Register to a Vector Register	page 5-400 Vol. 2C (325383-060US/Sept 2016)
vpmovm2w	VPMOVM2W	AVX512VL AVX512BW	Convert a Mask Register to a Vector Register	page 5-400 Vol. 2C (325383-060US/Sept 2016)
vpmovq2m	VPMOVQ2M	AVX512VL AVX512DQ	Convert a Vector Register to a Mask	page 5-403 Vol. 2C (325383-060US/Sept 2016)
vpmovqb	VPMOVQB	AVX512VL	Down Convert QWord to Byte	page 5-406 Vol. 2C (325383-060US/Sept 2016)
vpmovqd	VPMOVQD	AVX512VL	Down Convert QWord to DWord	page 5-414 Vol. 2C (325383-060US/Sept 2016)
vpmovqw	VPMOVQW	AVX512VL	Down Convert QWord to Word	page 5-410 Vol. 2C (325383-060US/Sept 2016)
vpmovsdb	VPMOVSDB	AVX512VL	Down Convert DWord to Byte	page 5-418 Vol. 2C (325383-

3.9 AVX512 Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
				060US/Sept 2016)
vpmovsdw	VPMOVS DW	AVX512VL	Down Convert DWord to Word	page 5-422 Vol. 2C (325383-060US/Sept 2016)
vpmovsqb	VPMOV SQB	AVX512VL	Down Convert QWord to Byte	page 5-406 Vol. 2C (325383-060US/Sept 2016)
vpmovsqd	VPMOV SQD	AVX512VL	Down Convert QWord to DWord	page 5-414 Vol. 2C (325383-060US/Sept 2016)
vpmovsqw	VPMOV SQW	AVX512VL	Down Convert QWord to Word	page 5-410 Vol. 2C (325383-060US/Sept 2016)
vpmovswb	VPMOV SWB	AVX512BW AVX512VL	Down Convert Word to Byte	page 5-426 Vol. 2C (325383-060US/Sept 2016)
vpmovsxbd	VPMOV SXBD	AVX512VL	Packed Move Sign Extend - Byte to Dword	page 4-340 Vol. 2B (325383-060US/Sept 2016)
vpmovsxbq	VPMOV SXBQ	AVX512VL	Packed Move Sign Extend - Byte to Qword	page 4-341 Vol. 2B (325383-060US/Sept 2016)
vpmovsxbw	VPMOV SXBW	AVX512VL AVX512BW	Packed Move Sign Extend - Byte to Word	page 4-340 Vol. 2B (325383-060US/Sept 2016)
vpmovsxdq	VPMOV SXDQ	AVX512VL	Packed Move Sign Extend - Dword to Qword	page 4-341 Vol. 2B (325383-060US/Sept 2016)
vpmovsxdw	VPMOV SXDW	AVX512VL	Packed Move Sign Extend - Word to Dword	page 4-341 Vol. 2B (325383-060US/Sept 2016)
vpmovsxwq	VPMOV SXWQ	AVX512VL	Packed Move Sign Extend - Word to Qword	page 4-341 Vol. 2B (325383-060US/Sept 2016)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
vpmovusdb	VPMOVUSDB	AVX512VL	Down Convert DWord to Byte	page 5-418 Vol. 2C (325383-060US/Sept 2016)
vpmovusdw	VPMOVUSDW	AVX512VL	Down Convert DWord to Word	page 5-422 Vol. 2C (325383-060US/Sept 2016)
vpmovusqb	VPMOVUSQB	AVX512VL	Down Convert QWord to Byte	page 5-406 Vol. 2C (325383-060US/Sept 2016)
vpmovusqd	VPMOVUSQD	AVX512VL	Down Convert QWord to DWord	page 5-414 Vol. 2C (325383-060US/Sept 2016)
vpmovusqw	VPMOVUSQW	AVX512VL	Down Convert QWord to Word	page 5-410 Vol. 2C (325383-060US/Sept 2016)
vpmovuswb	VPMOVUSWB	AVX512VL AVX512BW	Down Convert Word to Byte	page 5-426 Vol. 2C (325383-060US/Sept 2016)
vpmovw2m	VPMOVW2M	AVX512VL AVX512BW	Convert a Vector Register to a Mask	page 5-403 Vol. 2C (325383-060US/Sept 2016)
vpmovwb	VPMOVWB	AVX512VL AVX512BW	Down Convert Word to Byte	page 5-426 Vol. 2C (325383-060US/Sept 2016)
vpmovzxbd	VPMOVZxbd	AVX512VL	Packed Move Zero Extend - Byte to Dword	page 4-351 Vol. 2B (325383-060US/Sept 2016)
vpmovzxbq	VPMOVZXBQ	AVX512VL	Packed Move Zero Extend - Byte to Qword	page 4-351 Vol. 2B (325383-060US/Sept 2016)
vpmovzxbw	VPMOVZXBW	AVX512VL AVX512BW	Packed Move Zero Extend - Byte to Word	page 4-351 Vol. 2B (325383-060US/Sept 2016)
vpmovzxdq	VPMOVZXDQ	AVX512VL	Packed Move Zero Extend	page 4-352 Vol. 2B (325383-

3.9 AVX512 Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
			- Dword to Qword	060US/Sept 2016)
vpmovzxwd	VPMOVZXWD	AVX512VL	Packed Move Zero Extend - Word to Dword	page 4-351 Vol. 2B (325383-060US/Sept 2016)
vpmovzxwq	VPMOVZXWQ	AVX512VL	Packed Move Zero Extend - Word to Qword	page 4-351 Vol. 2B (325383-060US/Sept 2016)
vpmuldq	VPMULDQ	AVX512VL	Multiply Packed Signed Dword Integers	page 4-359 Vol. 2B (325383-060US/Sept 2016)
vpmulhrsw	VPMULHRSW	AVX512VL AVX512BW	Packed Multiply High with Round and Scale	page 4-362 Vol. 2B (325383-060US/Sept 2016)
vpmulhuw	VPMULHUW	AVX512BW AVX512VL	Multiply Packed Unsigned Integers and Store High Result	page 4-366 Vol. 2B (325383-060US/Sept 2016)
vpmulhw	VPMULHW	AVX512VL AVX512BW	Multiply Packed Signed Integers and Store High Result	page 4-370 Vol. 2B (325383-060US/Sept 2016)
vpmulld	VPMULLD	AVX512VL	Multiply Packed Signed Dword Integers, Store Low Result	page 4-374 Vol. 2B (325383-060US/Sept 2016)
vpmullq	VPMULLQ	AVX512DQ AVX512VL	Multiply Packed Integers and Store Low Result	page 4-374 Vol. 2B (325383-060US/Sept 2016)
vpmullw	VPMULLW	AVX512VL AVX512BW	Multiply Packed Signed Integers and Store Low Result	page 4-378 Vol. 2B (325383-060US/Sept 2016)
vpmultishiftqb	VPMULTISHIFTQB	AVX512VL AVX512VBMI	Select Packed Unaligned Bytes from	page 5-22 (319433-026/Oct 2016)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
			Quadword Sources	
vpmuludq	VPMULUDQ	AVX512VL	Multiply Packed Unsigned Doubleword Integers	page 4-382 Vol. 2B (325383-060US/Sept 2016)
vpord	VPORD	AVX512VL	Bitwise Logical OR	page 4-399 Vol. 2B (325383-060US/Sept 2016)
vpordq	VPORDQ	AVX512VL	Bitwise Logical OR	page 4-399 Vol. 2B (325383-060US/Sept 2016)
vprold	VPROLD	AVX512VL	Bit Rotate Left	page 5-430 Vol. 2C (325383-060US/Sept 2016)
vproldq	VPROLDQ	AVX512VL	Bit Rotate Left	page 5-430 Vol. 2C (325383-060US/Sept 2016)
vprolvd	VPROLVD	AVX512VL	Bit Rotate Left	page 5-430 Vol. 2C (325383-060US/Sept 2016)
vprolvq	VPROLVQ	AVX512VL	Bit Rotate Left	page 5-430 Vol. 2C (325383-060US/Sept 2016)
vpord	VPORD	AVX512VL	Bit Rotate Right	page 5-435 Vol. 2C (325383-060US/Sept 2016)
vpordq	VPORDQ	AVX512VL	Bit Rotate Right	page 5-435 Vol. 2C (325383-060US/Sept 2016)
vpordvd	VPORDVD	AVX512VL	Bit Rotate Right	page 5-435 Vol. 2C (325383-060US/Sept 2016)
vpordvq	VPORDVQ	AVX512VL	Bit Rotate Right	page 5-435 Vol. 2C (325383-060US/Sept 2016)

3.9 AVX512 Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
vpsadbw	VPSADBW	AVX512VL AVX512BW	Compute Sum of Absolute Differences	page 4-408 Vol. 2B (325383-060US/Sept 2016)
vpscatterdd	VPSCATTERDD	AVX512VL	Scatter Packed Dword with Signed Dword Indices	page 5-440 Vol. 2C (325383-060US/Sept 2016)
vpscatterdq	VPSCATTERDQ	AVX512VL	Scatter Packed Qword with Signed Dword Indices	page 5-440 Vol. 2C (325383-060US/Sept 2016)
vpscatterqd	VPSCATTERQD	AVX512VL	Scatter Packed Dword with Signed Qword Indices	page 5-440 Vol. 2C (325383-060US/Sept 2016)
vpscatterqq	VPSCATTERQQ	AVX512VL	Scatter Packed Qword with Signed Qword Indices	page 5-440 Vol. 2C (325383-060US/Sept 2016)
vpshufb	VPSHUFB	AVX512VL AVX512BW	Packed Shuffle Bytes	page 4-412 Vol. 2B (325383-060US/Sept 2016)
vpshufd	VPSHUFD	AVX512VL	Shuffle Packed Doublewords	page 4-416 Vol. 2B (325383-060US/Sept 2016)
vpshufhw	VPSHUFHW	AVX512BW AVX512VL	Shuffle Packed High Words	page 4-420 Vol. 2B (325383-060US/Sept 2016)
vpshufw	VPSHUFLW	AVX512BW AVX512VL	Shuffle Packed Low Words	page 4-423 Vol. 2B (325383-060US/Sept 2016)
vpshld	VPSLLD	AVX512VL	Shift Packed Data Left Logical	page 4-434 Vol. 2B (325383-060US/Sept 2016)
vpshldq	VPSLLDQ	AVX512BW AVX512VL	Shift Double Quadword Left Logical	page 4-431 Vol. 2B (325383-060US/Sept 2016)
vpshlq	VPSLLQ	AVX512VL	Shift Packed Data Left Logical	page 4-434 Vol. 2B (325383-060US/Sept 2016)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
				060US/Sept 2016)
vpsllvd	VPSLLVD	AVX512VL	Variable Bit Shift Left Logical	page 5-445 Vol. 2C (325383-060US/Sept 2016)
vpsllvq	VPSLLVQ	AVX512VL	Variable Bit Shift Left Logical	page 5-445 Vol. 2C (325383-060US/Sept 2016)
vpsllvw	VPSLLVW	AVX512VL AVX512BW	Variable Bit Shift Left Logical	page 5-445 Vol. 2C (325383-060US/Sept 2016)
vpsllw	VPSLLW	AVX512VL AVX512BW	Shift Packed Data Left Logical	page 4-434 Vol. 2B (325383-060US/Sept 2016)
vpsrad	VPSRAD	AVX512VL	Shift Packed Data Right Arithmetic	page 4-446 Vol. 2B (325383-060US/Sept 2016)
vpsraq	VPSRAQ	AVX512VL	Shift Quadwords to Right	page 4-446 Vol. 2B (325383-060US/Sept 2016)
vpsravd	VPSRAVD	AVX512VL	Variable Bit Shift Right Arithmetic	page 5-450 Vol. 2C (325383-060US/Sept 2016)
vpsravq	VPSRAVQ	AVX512VL	Variable Bit Shift Right Arithmetic	page 5-450 Vol. 2C (325383-060US/Sept 2016)
vpsravw	VPSRAVW	AVX512VL AVX512BW	Variable Bit Shift Right Arithmetic	page 5-450 Vol. 2C (325383-060US/Sept 2016)
vpsraw	VPSRAW	AVX512VL AVX512BW	Shift Packed Data Right Arithmetic	page 4-445 Vol. 2B (325383-060US/Sept 2016)
vpsrld	VPSRLD	AVX512VL	Shift Doublewords to Right	page 4-458 Vol. 2B (325383-060US/Sept 2016)

3.9 AVX512 Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
vpsrldq	VPSRLDQ	AVX512BW AVX512VL	Shift Double Quadwords Right Logical	page 4-455 Vol. 2B (325383-060US/Sept 2016)
vpsrlq	VPSRLQ	AVX512VL	Shift Quadwords to Right	page 4-458 Vol. 2B (325383-060US/Sept 2016)
vpsrldv	VPSRLVD	AVX512VL	Variable Bit Shift Right Logical	page 5-455 Vol. 2C (325383-060US/Sept 2016)
vpsrlvq	VPSRLVQ	AVX512VL	Variable Bit Shift Right Logical	page 5-455 Vol. 2C (325383-060US/Sept 2016)
vpsrlvw	VPSRLVW	AVX512VL AVX512BW	Variable Bit Shift Right Logical	page 5-455 Vol. 2C (325383-060US/Sept 2016)
vpsrlw	VPSRLW	AVX512VL AVX512BW	Shift Packed Data Right Logical	page 4-458 Vol. 2B (325383-060US/Sept 2016)
vpsubb	VPSUBB	AVX512VL AVX512BW	Subtract Packed Integers	page 4-469 Vol. 2B (325383-060US/Sept 2016)
vpsubd	VPSUBD	AVX512VL	Subtract Packed Integers	page 4-470 Vol. 2B (325383-060US/Sept 2016)
vpsubq	VPSUBQ	AVX512VL	Subtract Packed Quadword Integers	page 4-476 Vol. 2B (325383-060US/Sept 2016)
vpsubsb	VPSUBSB	AVX512BW AVX512VL	Subtract Packed Signed Integers with Signed Saturation	page 4-479 Vol. 2B (325383-060US/Sept 2016)
vpsubsw	VPSUBSW	AVX512BW AVX512VL	Subtract Packed Signed Integers with Signed Saturation	page 4-479 Vol. 2B (325383-060US/Sept 2016)
vpsubusb	VPSUBUSB	AVX512VL AVX512BW	Subtract Packed Unsigned Integers with	page 4-483 Vol. 2B (325383-

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
			Unsigned Saturation	060US/Sept 2016)
vpsubusw	VPSUBUSW	AVX512VL AVX512BW	Subtract Packed Unsigned Integers with Unsigned Saturation	page 4-483 Vol. 2B (325383-060US/Sept 2016)
vpsubw	VPSUBW	AVX512VL AVX512BW	Subtract Packed Integers	page 4-469 Vol. 2B (325383-060US/Sept 2016)
vpternlogd	VPTERNLOGD	AVX512VL	Bitwise Ternary Logic	page 5-460 Vol. 2C (325383-060US/Sept 2016)
vpternlogq	VPTERNLOGQ	AVX512VL	Bitwise Ternary Logic	page 5-460 Vol. 2C (325383-060US/Sept 2016)
vptestmb	VPTESTMB	AVX512VL AVX512BW	Logical AND and Set Mask	page 5-463 Vol. 2C (325383-060US/Sept 2016)
vptestmd	VPTESTMD	AVX512VL	Logical AND and Set Mask	page 5-463 Vol. 2C (325383-060US/Sept 2016)
vptestmq	VPTESTMQ	AVX512VL	Logical AND and Set Mask	page 5-463 Vol. 2C (325383-060US/Sept 2016)
vptestmw	VPTESTMW	AVX512VL AVX512BW	Logical AND and Set Mask	page 5-463 Vol. 2C (325383-060US/Sept 2016)
vptestnmb	VPTESTNMB	AVX512VL AVX512BW	Logical NAND and Set	page 5-466 Vol. 2C (325383-060US/Sept 2016)
vptestnmd	VPTESTNMD	AVX512VL	Logical NAND and Set	page 5-466 Vol. 2C (325383-060US/Sept 2016)
vptestnmq	VPTESTNMQ	AVX512VL	Logical NAND and Set	page 5-466 Vol. 2C (325383-060US/Sept 2016)

3.9 AVX512 Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
vptestnmw	VPTSTNMW	AVX512VL AVX512BW	Logical NAND and Set	page 5-466 Vol. 2C (325383-060US/Sept 2016)
vpunpckhbw	VPUNPCKHBW	AVX512VL AVX512BW	Unpack High Data	page 4-491 Vol. 2B (325383-060US/Sept 2016)
vpunpckhdq	VPUNPCKHDQ	AVX512VL	Unpack High Data	page 4-491 Vol. 2B (325383-060US/Sept 2016)
vpunpckhqdq	VPUNPCKHQDQ	AVX512VL	Unpack High Data	page 4-491 Vol. 2B (325383-060US/Sept 2016)
vpunpckhwd	VPUNPCKHWD	AVX512VL AVX512BW	Unpack High Data	page 4-492 Vol. 2B (325383-060US/Sept 2016)
vpunpcklbw	VPUNPCKLBW	AVX512VL AVX512BW	Unpack Low Data	page 4-501 Vol. 2B (325383-060US/Sept 2016)
vpunpckldq	VPUNPCKLDQ	AVX512VL	Unpack Low Data	page 4-501 Vol. 2B (325383-060US/Sept 2016)
vpunpcklqdq	VPUNPCKLQDQ	AVX512VL	Unpack Low Data	page 4-501 Vol. 2B (325383-060US/Sept 2016)
vpunpcklwd	VPUNPCKLWD	AVX512VL AVX512BW	Unpack Low Data	page 4-502 Vol. 2B (325383-060US/Sept 2016)
vpxord	VPXORD	AVX512VL	Logical Exclusive OR	page 4-518 Vol. 2B (325383-060US/Sept 2016)
vpxorq	VPXORQ	AVX512VL	Logical Exclusive OR	page 4-518 Vol. 2B (325383-060US/Sept 2016)
vrangepd	VRANGEPD	AVX512DQ AVX512VL	Range Restriction Calculation For	page 5-470 Vol. 2C (325383-

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
			Packed Pairs of Float64 Values	060US/Sept 2016)
<code>vrangep</code>	<code>VRANGEPS</code>	<code>AVX512DQ</code> <code>AVX512VL</code>	Range Restriction Calculation For Packed Pairs of Float32 Values	page 5-475 Vol. 2C (325383-060US/Sept 2016)
<code>vrangesd</code>	<code>VRANGESD</code>	<code>AVX512DQ</code>	Range Restriction Calculation From a pair of Scalar Float64 Values	page 5-479 Vol. 2C (325383-060US/Sept 2016)
<code>vrangess</code>	<code>VRANGESS</code>	<code>AVX512DQ</code>	Range Restriction Calculation From a Pair of Scalar Float32 Values	page 5-482 Vol. 2C (325383-060US/Sept 2016)
<code>vrctp14pd</code>	<code>VRCP14PD</code>	<code>AVX512VL</code>	Compute Approximate Reciprocals of Packed Float64 Values	page 5-485 Vol. 2C (325383-060US/Sept 2016)
<code>vrctp14ps</code>	<code>VRCP14PS</code>	<code>AVX512VL</code>	Compute Approximate Reciprocals of Packed Float32 Values	page 5-489 Vol. 2C (325383-060US/Sept 2016)
<code>vrctp28pd</code>	<code>VRCP28PD</code>	<code>AVX512ER</code>	Approximation to the Reciprocal of Packed Double-Precision Floating-Point Values with Less Than 2^{-28} Relative Error	page 5-493 Vol. 2C (325383-060US/Sept 2016)
<code>vrctp28ps</code>	<code>VRCP28PS</code>	<code>AVX512ER</code>	Approximation to the Reciprocal of Packed Single-Precision Floating-Point Values with Less Than 2^{-24} Relative Error	page 5-497 Vol. 2C (325383-060US/Sept 2016)

3.9 AVX512 Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
			28 Relative Error	
<code>vrcp28sd</code>	<code>VRCP28SD</code>	<code>AVX512ER</code>	Approximation to the Reciprocal of Scalar Double-Precision Floating-Point Value with Less Than 2^{-28} Relative Error	page 5-495 Vol. 2C (325383-060US/Sept 2016)
<code>vrcp28ss</code>	<code>VRCP28SS</code>	<code>AVX512ER</code>	Approximation to the Reciprocal of Scalar Single-Precision Floating-Point Value with Less Than 2^{-28} Relative Error	page 5-499 Vol. 2C (325383-060US/Sept 2016)
<code>vreducepd</code>	<code>VREDUCEPD</code>	<code>AVX512DQ</code> <code>AVX512VL</code>	Perform Reduction Transformation on Packed Float64 Values	page 5-501 Vol. 2C (325383-060US/Sept 2016)
<code>vreduceps</code>	<code>VREDUCEPS</code>	<code>AVX512DQ</code> <code>AVX512VL</code>	Perform Reduction Transformation on Packed Float32 Values	page 5-506 Vol. 2C (325383-060US/Sept 2016)
<code>vreduecss</code>	<code>VREDUECSS</code>	<code>AVX512DQ</code>	Perform a Reduction Transformation on a Scalar Float32 Value	page 5-508 Vol. 2C (325383-060US/Sept 2016)
<code>vrndscalepd</code>	<code>VRNDSCALEPD</code>	<code>AVX512VL</code>	Round Packed Float64 Values To Include A Given Number Of Fraction Bits	page 5-510 Vol. 2C (325383-060US/Sept 2016)
<code>vrndscaleps</code>	<code>VRNDSCALEPS</code>	<code>AVX512VL</code>	Round Packed Float32 Values To Include A Given Number Of Fraction Bits	page 5-516 Vol. 2C (325383-060US/Sept 2016)
<code>vsqrt14pd</code>	<code>VSQRT14PD</code>	<code>AVX512VL</code>	Compute Approximate Reciprocals of	page 5-521 Vol. 2C (325383-

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
			Square Roots of Packed Float64 Values	060US/Sept 2016)
vrsqrt14ps	VRSQRT14PS	AVX512VL	Compute Approximate Reciprocals of Square Roots of Packed Float32 Values	page 5-525 Vol. 2C (325383-060US/Sept 2016)
vscalefpd	VSCALEFPD	AVX512VL	Scale Packed Float64 Values With Float64 Values	page 5-537 Vol. 2C (325383-060US/Sept 2016)
vscalefps	VSCALEFPS	AVX512VL	Scale Packed Float32 Values With Float32 Values	page 5-542 Vol. 2C (325383-060US/Sept 2016)
vscatterdpd	VSCATTERDPD	AVX512VL	Scatter Double-Precision Floating-Point Values with Signed Dword Indices	page 5-546 Vol. 2C (325383-060US/Sept 2016)
vscatterdps	VSCATTERDPS	AVX512VL	Scatter Single-Precision Floating-Point Values with Signed Dword Indices	page 5-546 Vol. 2C (325383-060US/Sept 2016)
vscatterpf0dpd	VSCATTERPF0DPD	AVX512PF	Prefetch Sparse Byte Memory Locations Containing Double-Precision Data With Signed Dword Indices	page 5-551 Vol. 2C (325383-060US/Sept 2016)
vscatterpf0dps	VSCATTERPF0DPS	AVX512PF	Prefetch Sparse Byte Memory Locations Containing Single-Precision Data With Signed Dword Indices	page 5-551 Vol. 2C (325383-060US/Sept 2016)
vscatterpf0qpd	VSCATTERPF0QPD	AVX512PF	Prefetch Sparse Byte Memory Locations	page 5-551 Vol. 2C (325383-

3.9 AVX512 Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
			Containing Double-Precision Data With Signed Qword Indices	060US/Sept 2016)
vscatterpf0qps	VSCATTERPF0QPS	AVX512PF	Prefetch Sparse Byte Memory Locations Containing Single-Precision Data With Signed Qword Indices	page 5-551 Vol. 2C (325383-060US/Sept 2016)
vscatterpf1dpd	VSCATTERPF1DPD	AVX512PF	Prefetch Sparse Byte Memory Locations Containing Double-Precision Data With Signed Dword Indices	page 5-553 Vol. 2C (325383-060US/Sept 2016)
vscatterpf1dps	VSCATTERPF1DPS	AVX512PF	Prefetch Sparse Byte Memory Locations Containing Single-Precision Data With Signed Dword Indices	page 5-553 Vol. 2C (325383-060US/Sept 2016)
vscatterpf1qpd	VSCATTERPF1QPD	AVX512PF	Prefetch Sparse Byte Memory Locations Containing Double-Precision Data With Signed Qword Indices	page 5-553 Vol. 2C (325383-060US/Sept 2016)
vscatterpf1qps	VSCATTERPF1QPS	AVX512PF	Prefetch Sparse Byte Memory Locations Containing Single-Precision Data With Signed Qword Indices	page 5-553 Vol. 2C (325383-060US/Sept 2016)
vscatterqpd	VSCATTERQPD	AVX512VL	Scatter Double-Precision Floating-Point Values With	page 5-546 Vol. 2C (325383-060US/Sept 2016)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
			Signed Qword Indices	
vscatterqps	VSCATTERQPS	AVX512VL	Scatter Single-Precision Floating-Point Values With Signed Qword Indices	page 5-546 Vol. 2C (325383-060US/Sept 2016)
vshuff32x4	VSHUFF32X4	AVX512VL	Shuffle Packed Values at 128-bit Granularity	page 5-555 Vol. 2C (325383-060US/Sept 2016)
vshuff64x2	VSHUFF64X2	AVX512VL	Shuffle Packed Values at 128-bit Granularity	page 5-555 Vol. 2C (325383-060US/Sept 2016)
vshufi32x4	VSHUFI32X4	AVX512VL	Shuffle Packed Values at 128-bit Granularity	page 5-555 Vol. 2C (325383-060US/Sept 2016)
vshufi64x2	VSHUFI64X2	AVX512VL	Shuffle Packed Values at 128-bit Granularity	page 5-555 Vol. 2C (325383-060US/Sept 2016)
vshufpd	VSHUFPD	AVX512VL	Shuffle Packed Double-Precision Floating-Point Values	page 4-617 Vol. 2B (325383-060US/Sept 2016)
vshufps	VSHUFPS	AVX512VL	Packed Interleave Shuffle of Quadruplets of Single-Precision Floating-Point Values	page 4-622 Vol. 2B (325383-060US/Sept 2016)
vsqrtpd	VSQRTPD	AVX512VL	Square Root of Double-Precision Floating-Point Values	page 4-632 Vol. 2B (325383-060US/Sept 2016)
vsqrtps	VSQRTPS	AVX512VL	Square Root of Single-Precision Floating-Point Values	page 4-635 Vol. 2B (325383-060US/Sept 2016)

3.9 AVX512 Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
vsubpd	VSUBPD	AVX512VL	Subtract Packed Double-Precision Floating-Point Values	page 4-656 Vol. 2B (325383-060US/Sept 2016)
vsubps	VSUBPS	AVX512VL	Subtract Packed Single-Precision Floating-Point Values	page 4-659 Vol. 2B (325383-060US/Sept 2016)
vunpckhpd	VUNPCKHPD	AVX512VL	Unpack and Interleave High Packed Double-Precision Floating-Point Values	page 4-688 Vol. 2B (325383-060US/Sept 2016)
vunpckhps	VUNPCKHPS	AVX512VL	Unpack and Interleave High Packed Single-Precision Floating-Point Values	page 4-692 Vol. 2B (325383-060US/Sept 2016)
vunpcklpd	VUNPCKLPD	AVX512VL	Unpack and Interleave Low Packed Double-Precision Floating-Point Values	page 4-696 Vol. 2B (325383-060US/Sept 2016)
vunpcklps	VUNPCKLPS	AVX512VL	Unpack and Interleave Low Packed Single-Precision Floating-Point Values	page 4-700 Vol. 2B (325383-060US/Sept 2016)
vxorpd	VXORPD	AVX512DQ AVX512VL	Bitwise Logical XOR of Packed Double Precision Floating-Point Values	page 5-596 Vol. 2C (325383-060US/Sept 2016)
vxorps	VXORPS	AVX512DQ AVX512VL	Bitwise Logical XOR of Packed Single Precision Floating-Point Values	page 5-599 Vol. 2C (325383-060US/Sept 2016)

3.10 BMI1 Instructions

TABLE 27 BMI1 Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
andn	ANDN	Logical AND NOT	page 3-53 (253666-048US/Sep.2013)
bextr	BEXTR	Bit Field Extract	page 3-66 (253666-048US/Sep.2013)
bsli	BLSI	Extract Lowest Set Isolated Bit	page 3-75 (253666-048US/Sep.2013)
blmsk	BLSMSK	Get Mask Up to Lowest Set Bit	page 3-76 (253666-048US/Sep.2013)
bslr	BLSR	Reset Lowest Set Bit	page 3-77 (253666-048US/Sep.2013)
lzcnt(q l w)	LZCNT	Count the Number of Leading Zero Bits	page 3-476 (253666-048US/Sep.2013)
tzcnt	TZCNT	Count the Number of Trailing Zero Bits	page 4-408 (253667-048US/Sep.2013)

3.11 BMI2 Instructions

TABLE 28 BMI2 Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
bzhi	BZHI	Zero High Bits Starting with Specified Bit Position	page 3-93 (253666-048US/Sep.2013)
mulx	MULX	Unsigned Multiply Without Affecting Flags	page 3-593 (253666-048US/Sep.2013)
pdep	PDEP	Parallel Bits Deposit	page 4-91 (253667-048US/Sep.2013)
pext	PEXT	Parallel Bits Extract	page 4-93 (253667-048US/Sep.2013)
rorx	RORX	Rotate Right Logical Without Affecting Flags	page 4-311 (253667-048US/Sep.2013)
sarx	SARX SHLX SHRX	Shift Without Affecting Flags	page 4-335 (253667-048US/Sep.2013)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
shlx	SARX	Shift Without Affecting Flags	page 4-335 (253667-048US/Sep.2013)
	SHLX		
	SHRX		
shrx	SARX	Shift Without Affecting Flags	page 4-335 (253667-048US/Sep.2013)
	SHLX		
	SHRX		

3.12 CLWB Instructions

TABLE 29 CLWB Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
clwb	CLWB	Cache Line Write Back	page 3-146 Vol. 2A (325383-060US/Sept 2016)

3.13 F16C Instructions

TABLE 30 F16C Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
vcvtph2ps	VCVTPH2PS	Convert 16-bit FP values to Single-Precision FP values	page 5-93 (319433-016/Oct.2013)
vcvtps2ph	VCVTPS2PH	Convert Single-Precision FP value to 16-bit FP value	page 5-96 (319433-016/Oct.2013)

3.14 FMA Instructions

TABLE 31 FMA Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
vfmadd132pd	VFMADD132PD	Fused Multiply-Add of Packed Double-Precision Floating-Point Values	page 4-436
	VFMADD213PD		
	VFMADD231PD		
vfmadd213pd	VFMADD132PD	Fused Multiply-Add of Packed Double-Precision Floating-Point Values	page 4-436
	VFMADD213PD		
	VFMADD231PD		
vfmadd231pd	VFMADD132PD	Fused Multiply-Add of Packed Double-Precision Floating-Point Values	page 4-436
	VFMADD213PD		
	VFMADD231PD		
vfmadd132ps	VFMADD132PS	Fused Multiply-Add of Packed Single-Precision Floating-Point	page (319433-016/Oct. 2013)
	VFMADD213PS		
	VFMADD231PS		
vfmadd213ps	VFMADD132PS	Fused Multiply-Add of Packed Single-Precision Floating-Point	page (319433-016/Oct. 2013)
	VFMADD213PS		
	VFMADD231PS		
vfmadd231ps	VFMADD132PS	Fused Multiply-Add of Packed Single-Precision Floating-Point	page (319433-016/Oct. 2013)
	VFMADD213PS		
	VFMADD231PS		
vfmadd132sd	VFMADD132SD	Fused Multiply-Add of Scalar Double-Precision Floating-Point	page (319433-016/Oct. 2013)
	VFMADD213SD		
	VFMADD231SD		
vfmadd213sd	VFMADD132SD	Fused Multiply-Add of Scalar Double-Precision Floating-Point	page (319433-016/Oct. 2013)
	VFMADD213SD		
	VFMADD231SD		
vfmadd231sd	VFMADD132SD	Fused Multiply-Add of Scalar Double-Precision Floating-Point	page (319433-016/Oct. 2013)
	VFMADD213SD		

3.14 FMA Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
	VFMADD231SD		
vfmadd132ss	VFMADD132SS	Fused Multiply-Add of Scalar Single-Precision Floating-Point	page (319433-016/Oct. 2013)
	VFMADD213SS		
	VFMADD231SS		
vfmadd213ss	VFMADD132SS	Fused Multiply-Add of Scalar Single-Precision Floating-Point	page (319433-016/Oct. 2013)
	VFMADD213SS		
	VFMADD231SS		
vfmadd231ss	VFMADD132SS	Fused Multiply-Add of Scalar Single-Precision Floating-Point	page (319433-016/Oct. 2013)
	VFMADD213SS		
	VFMADD231SS		
vfmaddsub132pd	VFMADDSUB132PD	Fused Multiply-Alternating Add/Subtract of Packed	page (319433-016/Oct. 2013)
	VFMADDSUB213PD		
	VFMADDSUB231PD		
vfmaddsub213pd	VFMADDSUB132PD	Fused Multiply-Alternating Add/Subtract of Packed	page (319433-016/Oct. 2013)
	VFMADDSUB213PD		
	VFMADDSUB231PD		
vfmaddsub231pd	VFMADDSUB132PD	Fused Multiply-Alternating Add/Subtract of Packed	page (319433-016/Oct. 2013)
	VFMADDSUB213PD		
	VFMADDSUB231PD		
vfmaddsub132ps	VFMADDSUB132PS	Fused Multiply-Alternating Add/Subtract of Packed	page (319433-016/Oct. 2013)
	VFMADDSUB213PS		
	VFMADDSUB231PS		
vfmaddsub213ps	VFMADDSUB132PS	Fused Multiply-Alternating Add/Subtract of Packed	page (319433-016/Oct. 2013)
	VFMADDSUB213PS		
	VFMADDSUB231PS		
vfmaddsub231ps	VFMADDSUB132PS	Fused Multiply-Alternating Add/Subtract of Packed	page (319433-016/Oct. 2013)
	VFMADDSUB213PS		
	VFMADDSUB231PS		
vfmsub132pd	VFMSUB132PD	Fused Multiply-Subtract of Packed Double-Precision Floating-Point	page (319433-016/Oct. 2013)
	VFMSUB213PD		

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
	VFMSUB231PD		
vfmsub213pd	VFMSUB132PD VFMSUB213PD VFMSUB231PD	Fused Multiply-Subtract of Packed Double-Precision Floating-Point	page (319433-016/Oct. 2013)
vfmsub231pd	VFMSUB132PD VFMSUB213PD VFMSUB231PD	Fused Multiply-Subtract of Packed Double-Precision Floating-Point	page (319433-016/Oct. 2013)
vfmsub132ps	VFMSUB132PS VFMSUB213PS VFMSUB231PS	Fused Multiply-Subtract of Packed Single-Precision Floating-Point	page (319433-016/Oct. 2013)
vfmsub213ps	VFMSUB132PS VFMSUB213PS VFMSUB231PS	Fused Multiply-Subtract of Packed Single-Precision Floating-Point	page (319433-016/Oct. 2013)
vfmsub231ps	VFMSUB132PS VFMSUB213PS VFMSUB231PS	Fused Multiply-Subtract of Packed Single-Precision Floating-Point	page (319433-016/Oct. 2013)
vfmsub132sd	VFMSUB132SD VFMSUB213SD VFMSUB231SD	Fused Multiply-Subtract of Scalar Double-Precision Floating-Point	page (319433-016/Oct. 2013)
vfmsub213sd	VFMSUB132SD VFMSUB213SD VFMSUB231SD	Fused Multiply-Subtract of Scalar Double-Precision Floating-Point	page (319433-016/Oct. 2013)
vfmsub231sd	VFMSUB132SD VFMSUB213SD VFMSUB231SD	Fused Multiply-Subtract of Scalar Double-Precision Floating-Point	page (319433-016/Oct. 2013)
vfmsub132ss	VFMSUB132SS VFMSUB213SS VFMSUB231SS	Fused Multiply-Subtract of Scalar Single-Precision Floating-Point	page (319433-016/Oct. 2013)
vfmsub213ss	VFMSUB132SS VFMSUB213SS	Fused Multiply-Subtract of Scalar Single-Precision Floating-Point	page (319433-016/Oct. 2013)

3.14 FMA Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
	VFMSUB231SS		
vfmsub231ss	VFMSUB132SS VFMSUB213SS VFMSUB231SS	Fused Multiply-Subtract of Scalar Single-Precision Floating-Point	page (319433-016/Oct. 2013)
vfmsubadd132pd	VFMSUBADD132PD VFMSUBADD213PD VFMSUBADD231PD	Fused Multiply-Alternating Subtract/Add of Packed	page (319433-016/Oct. 2013)
vfmsubadd213pd	VFMSUBADD132PD VFMSUBADD213PD VFMSUBADD231PD	Fused Multiply-Alternating Subtract/Add of Packed	page (319433-016/Oct. 2013)
vfmsubadd231pd	VFMSUBADD132PD VFMSUBADD213PD VFMSUBADD231PD	Fused Multiply-Alternating Subtract/Add of Packed	page (319433-016/Oct. 2013)
vfmsubadd132ps	VFMSUBADD132PS VFMSUBADD213PS VFMSUBADD231PS	Fused Multiply-Alternating Subtract/Add of Packed	page (319433-016/Oct. 2013)
vfmsubadd213ps	VFMSUBADD132PS VFMSUBADD213PS VFMSUBADD231PS	Fused Multiply-Alternating Subtract/Add of Packed	page (319433-016/Oct. 2013)
vfmsubadd231ps	VFMSUBADD132PS VFMSUBADD213PS VFMSUBADD231PS	Fused Multiply-Alternating Subtract/Add of Packed	page (319433-016/Oct. 2013)
vfnmadd132pd	VFNMADD132PD VFNMADD213PD VFNMADD231PD	Fused Negative Multiply-Add of Packed Double-Precision	page (319433-016/Oct. 2013)
vfnmadd213pd	VFNMADD132PD VFNMADD213PD VFNMADD231PD	Fused Negative Multiply-Add of Packed Double-Precision	page (319433-016/Oct. 2013)
vfnmadd231pd	VFNMADD132PD VFNMADD213PD	Fused Negative Multiply-Add of Packed Double-Precision	page (319433-016/Oct. 2013)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
	VFMADD231PD		
vfnmadd132ps	VFMADD132PS VFMADD213PS VFMADD231PS	Fused Negative Multiply-Add of Packed Single-Precision	page (319433-016/Oct. 2013)
vfnmadd213ps	VFMADD132PS VFMADD213PS VFMADD231PS	Fused Negative Multiply-Add of Packed Single-Precision	page (319433-016/Oct. 2013)
vfnmadd231ps	VFMADD132PS VFMADD213PS VFMADD231PS	Fused Negative Multiply-Add of Packed Single-Precision	page (319433-016/Oct. 2013)
vfnmadd132sd	VFMADD132SD VFMADD213SD VFMADD231SD	Fused Negative Multiply-Add of Scalar Double-Precision	page (319433-016/Oct. 2013)
vfnmadd213sd	VFMADD132SD VFMADD213SD VFMADD231SD	Fused Negative Multiply-Add of Scalar Double-Precision	page (319433-016/Oct. 2013)
vfnmadd231sd	VFMADD132SD VFMADD213SD VFMADD231SD	Fused Negative Multiply-Add of Scalar Double-Precision	page (319433-016/Oct. 2013)
vfnmadd132ss	VFMADD132SS VFMADD213SS VFMADD231SS	Fused Negative Multiply-Add o	page 5-255(319433-016/Oct.2013)
vfnmadd213ss	VFMADD132SS VFMADD213SS VFMADD231SS	Fused Negative Multiply-Add o	page 5-255(319433-016/Oct.2013)
vfnmadd231ss	VFMADD132SS VFMADD213SS VFMADD231SS	Fused Negative Multiply-Add o	page 5-255(319433-016/Oct.2013)
vfnmsub132pd	VFNMSUB132PD VFNMSUB213PD	Fused Negative Multiply-Subtract of Packed Double- Precision Floating-Point Values	page 4-478(253667-048US/Sep.2013)

3.14 FMA Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
	VFNMSUB231PD		
vfnmsub213pd	VFNMSUB132PD VFNMSUB213PD VFNMSUB231PD	Fused Negative Multiply-Subtract of Packed Double- Precision Floating-Point Values	page 4-478(253667-048US/Sep.2013)
vfnmsub231pd	VFNMSUB132PD VFNMSUB213PD VFNMSUB231PD	Fused Negative Multiply-Subtract of Packed Double- Precision Floating-Point Values	page 4-478(253667-048US/Sep.2013)
vfnmsub132ps	VFNMSUB132PS VFNMSUB213PS VFNMSUB231PS	Fused Negative Multiply-Subtract of Packed Single-Precision	page (319433-016/Oct. 2013)
vfnmsub213ps	VFNMSUB132PS VFNMSUB213PS VFNMSUB231PS	Fused Negative Multiply-Subtract of Packed Single-Precision	page (319433-016/Oct. 2013)
vfnmsub231ps	VFNMSUB132PS VFNMSUB213PS VFNMSUB231PS	Fused Negative Multiply-Subtract of Packed Single-Precision	page (319433-016/Oct. 2013)
vfnmsub132sd	VFNMSUB132SD VFNMSUB213SD VFNMSUB231SD	Fused Negative Multiply-Subtract of Scalar Double-Precision	page (319433-016/Oct. 2013)
vfnmsub213sd	VFNMSUB132SD VFNMSUB213SD VFNMSUB231SD	Fused Negative Multiply-Subtract of Scalar Double-Precision	page (319433-016/Oct. 2013)
vfnmsub231sd	VFNMSUB132SD VFNMSUB213SD VFNMSUB231SD	Fused Negative Multiply-Subtract of Scalar Double-Precision	page (319433-016/Oct. 2013)
vfnmsub132ss	VFNMSUB132SS VFNMSUB213SS VFNMSUB231SS	Fused Negative Multiply-Subtract of Scalar Single-Precision	page (319433-016/Oct. 2013)
vfnmsub213ss	VFNMSUB132SS VFNMSUB213SS	Fused Negative Multiply-Subtract of Scalar Single-Precision	page (319433-016/Oct. 2013)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
	VFNMSUB231SS		
vfnmsub231ss	VFNMSUB132SS VFNSUB213SS VFNSUB231SS	Fused Negative Multiply-Subtract of Scalar Single-Precision	page (319433-016/Oct. 2013)

3.15 FSGSBASE Instructions

TABLE 32 FSGSBASE Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
rdfsbase(l q)	RDFSBASE RDGSBASE	Read FS/GS Segment Base	page 4-284 (253667-048US/Sep.2013)
rdgsbase(l q)	RDFSBASE RDGSBASE	Read FS/GS Segment Base	page 4-284 (253667-048US/Sep.2013)
wrfsbase(l q)	WRFSBASE WRGSBASE	Write FS/GS Segment Base	page 4-548 (253667-048US/Sep.2013)
wrgsbase(l q)	WRFSBASE WRGSBASE	Write FS/GS Segment Base	page 4-548 (253667-048US/Sep.2013)

3.16 MMX Instructions

The MMX instructions enable x86 processors to perform single-instruction, multiple-data (SIMD) operations on packed byte, word, doubleword, or quadword integer operands contained in memory, in MMX registers, or in general-purpose registers.

3.16.1 Data Transfer Instructions (MMX)

The data transfer instructions move doubleword and quadword operands between MMX registers and between MMX registers and memory.

TABLE 33 Data Transfer Instructions (MMX)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
movd	MOVD	move doubleword	movdq valid only under -m64
movq	MOVQ	move quadword	valid only under -m64

3.16.2 Conversion Instructions (MMX)

The conversion instructions pack and unpack bytes, words, and doublewords.

TABLE 34 Conversion Instructions (MMX)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
packssdw	PACKSSDW	pack doublewords into words with signed saturation	
packsswb	PACKSSWB	pack words into bytes with signed saturation	
packuswb	PACKUSWB	pack words into bytes with unsigned saturation	
punpckhbw	PUNPCKHBW	unpack high-order bytes	
punpckhdq	PUNPCKHDQ	unpack high-order doublewords	
punpckhwd	PUNPCKHWD	unpack high-order words	
punpcklbw	PUNPCKLBW	unpack low-order bytes	
punpckldq	PUNPCKLDQ	unpack low-order doublewords	
punpcklwd	PUNPCKLWD	unpack low-order words	

3.16.3 Packed Arithmetic Instructions (MMX)

The packed arithmetic instructions perform packed integer arithmetic on packed byte, word, and doubleword integers.

TABLE 35 Packed Arithmetic Instructions (MMX)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
paddb	PADDB	add packed byte integers	
paddd	PADDD	add packed doubleword integers	

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
paddsb	PADDSB	add packed signed byte integers with signed saturation	
paddsw	PADDSW	add packed signed word integers with signed saturation	
paddusb	PADDUSB	add packed unsigned byte integers with unsigned saturation	
paddusw	PADDUSW	add packed unsigned word integers with unsigned saturation	
paddw	PADDW	add packed word integers	
pmaddwd	PMADDWD	multiply and add packed word integers	
pmulhw	PMULHW	multiply packed signed word integers and store high result	
pmullw	PMULLW	multiply packed signed word integers and store low result	
psubb	PSUBB	subtract packed byte integers	
psubd	PSUBD	subtract packed doubleword integers	
psubsb	PSUBSB	subtract packed signed byte integers with signed saturation	
psubsw	PSUBSW	subtract packed signed word integers with signed saturation	
psubusb	PSUBUSB	subtract packed unsigned byte integers with unsigned saturation	
psubusw	PSUBUSW	subtract packed unsigned word integers with unsigned saturation	
psubw	PSUBW	subtract packed word integers	

3.16.4 Comparison Instructions (MMX)

The compare instructions compare packed bytes, words, or doublewords.

TABLE 36 Comparison Instructions (MMX)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
pcmpeqb	PCMPQEB	compare packed bytes for equal	
pcmpeqd	PCMPQED	compare packed doublewords for equal	
pcmpeqw	PCMPQEW	compare packed words for equal	
pcmpgtb	PCMPGTB	compare packed signed byte integers for greater than	
pcmpgtd	PCMPGTD	compare packed signed doubleword integers for greater than	
pcmpgtw	PCMPGTW	compare packed signed word integers for greater than	

3.16.5 Logical Instructions (MMX)

The logical instructions perform logical operations on quadword operands.

TABLE 37 Logical Instructions (MMX)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
pand	PAND	bitwise logical AND	
pandn	PANDN	bitwise logical AND NOT	
por	POR	bitwise logical OR	
pxor	PXOR	bitwise logical XOR	

3.16.6 Shift and Rotate Instructions (MMX)

The shift and rotate instructions operate on packed bytes, words, doublewords, or quadwords in 64-bit operands.

TABLE 38 Shift and Rotate Instructions (MMX)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
pslld	PSLLD	shift packed doublewords left logical	

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
psllq	PSLLQ	shift packed quadword left logical	
psllw	PSLLW	shift packed words left logical	
psrad	PSRAD	shift packed doublewords right arithmetic	
psraw	PSRAW	shift packed words right arithmetic	
psrld	PSRLD	shift packed doublewords right logical	
psrlq	PSRLQ	shift packed quadword right logical	
psrlw	PSRLW	shift packed words right logical	

3.16.7 State Management Instructions (MMX)

The `emms` (EMMS) instruction clears the MMX state from the MMX registers.

TABLE 39 State Management Instructions (MMX)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
emms	EMMS	empty MMX state	

3.17 MPX Instructions

TABLE 40 MPX Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
bndcl	BNDCL	Check Lower Bound	page 3-91 Vol. 2A (325383-060US/Sept 2016)
bndcn	BNDCN	Check Upper Bound	page 3-93 Vol. 2A (325383-060US/Sept 2016)
bndcu	BNDU	Check Upper Bound	page 3-93 Vol. 2A (325383-060US/Sept 2016)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
bndldx	BNDLDX	Load Extended Bounds Using Address Translation	page 3-95 Vol. 2A (325383-060US/Sept 2016)
bndmk	BNDMK	Make Bounds	page 3-98 Vol. 2A (325383-060US/Sept 2016)
bndmov	BNDMOV	Move Bounds	page 3-100 Vol. 2A (325383-060US/Sept 2016)
bndstx	BNDSTX	Store Extended Bounds Using Address Translation	page 3-103 Vol. 2A (325383-060US/Sept 2016)

3.18 MOVBE Instructions

TABLE 41 MOVBE Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
movbe(q l w)	movbe	Reverse byte order in <source> and move to <destination>	325383-050US 3-519 Vol. 2A

3.19 PCLMULQDQ Instructions

TABLE 42 PCLMULQDQ Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
pclmulqdq	PCLMULQDQ	Carry-Less Multiplication Quadword	page 4-68 (253667-048US/Sep.2013)

3.20 PREFETCH Instructions

TABLE 43 PREFETCH Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
prefetch	PREFETCH		page 256 (AMD:24594-Rev.3.20-May.2013)
prefetchw	PREFETCHW	Prefetch Data into Caches in Anticipation of a Write	page 872-873 (325383-053US/Jan.2015) page 256 (AMD:24594-Rev.3.20-May.2013)
prefetchwt1	PREFETCHWT1	Prefetch Vector Data Into Caches with Internet to Write and T1 Hint	page 874-875 (325383-053US/Jan.2015)

3.21 SGX Instructions

TABLE 44 MPX Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	CPUID Feature Flag	Description	Reference
encls	ENCLS	SGX1	Execute an Enclave System Function of Specified Leaf Number	page 41-5 Vol. 3D (332831-060US/Sept 2016)
enclu	ENCLU	SGX1	Execute an Enclave User Function of Specified Leaf Number	page 41-7 Vol. 3D (332831-060US/Sept 2016)

3.22 SHA Instructions

TABLE 45 SHA Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
sha1msg1	SHA1MSG1	Perform an Intermediate Calculation for the Next Four SHA1 Message Dwords	page 4-605 Vol. 2B (325383-060US/Sept 2016)
sha1msg2	SHA1MSG2	Perform a Final Calculation for the Next Four SHA1 Message Dwords	page 4-606 Vol. 2B (325383-060US/Sept 2016)
sha1nexte	SHA1NEXTE	Calculate SHA1 State Variable E after Four Rounds	page 4-604 Vol. 2B (325383-060US/Sept 2016)
sha1rnds4	SHA1RND4	Perform Four Rounds of SHA1 Operation	page 4-602 Vol. 2B (325383-060US/Sept 2016)
sha256msg1	SHA256MSG1	Perform an Intermediate Calculation for the Next Four SHA256 Message Dwords	page 4-609 Vol. 2B (325383-060US/Sept 2016)
sha256msg2	SHA256MSG2	Perform a Final Calculation for the Next Four SHA256 Message Dwords	page 4-610 Vol. 2B (325383-060US/Sept 2016)
sha256rnds2	SHA256RND2	Perform Two Rounds of SHA256 Operation	page 4-607 Vol. 2B (325383-060US/Sept 2016)

3.23 RDRAND Instructions

TABLE 46 RDRAND Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
rdrand(q l w)	RDRAND	Returns a random number	page 10-1 (319433-016/Oct.2013)

3.24 RDSEED Instructions

TABLE 47 RDSEED Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
rdseed(<i> w l q</i>)	RDSEED	Read Random SEED	page 971-972 (325383-053US/Jan.2015)

3.25 SSE Instructions

SSE instructions are an extension of the SIMD execution model introduced with the MMX technology. SSE instructions are divided into four subgroups:

- SIMD single-precision floating-point instructions that operate on the XMM registers
- MXSCR state management instructions
- 64-bit SIMD integer instructions that operate on the MMX registers
- Instructions that provide cache control, prefetch, and instruction ordering functionality

3.25.1 SIMD Single-Precision Floating-Point Instructions (SSE)

The SSE SIMD instructions operate on packed and scalar single-precision floating-point values located in the XMM registers or memory.

3.25.1.1 Data Transfer Instructions (SSE)

The SSE data transfer instructions move packed and scalar single-precision floating-point operands between XMM registers and between XMM registers and memory.

TABLE 48 Data Transfer Instructions (SSE)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
movaps	MOVAPS	move four aligned packed single-precision floating-	

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
		point values between XMM registers or memory	
<code>movhlps</code>	<code>MOVHLPS</code>	move two packed single-precision floating-point values from the high quadword of an XMM register to the low quadword of another XMM register	
<code>movhps</code>	<code>MOVHPS</code>	move two packed single-precision floating-point values to or from the high quadword of an XMM register or memory	
<code>movlhps</code>	<code>MOVLHPS</code>	move two packed single-precision floating-point values from the low quadword of an XMM register to the high quadword of another XMM register	
<code>movlps</code>	<code>MOVLPS</code>	move two packed single-precision floating-point values to or from the low quadword of an XMM register or memory	
<code>movmskps</code>	<code>MOVMSKPS</code>	extract sign mask from four packed single-precision floating-point values	
<code>movss</code>	<code>MOVSS</code>	move scalar single-precision floating-point value between XMM registers or memory	
<code>movups</code>	<code>MOVUPS</code>	move four unaligned packed single-precision floating-point values between XMM registers or memory	

3.25.1.2 Packed Arithmetic Instructions (SSE)

SSE packed arithmetic instructions perform packed and scalar arithmetic operations on packed and scalar single-precision floating-point operands.

TABLE 49 Packed Arithmetic Instructions (SSE)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
addps	ADDPS	add packed single-precision floating-point values	
addss	ADDSS	add scalar single-precision floating-point values	
divps	DIVPS	divide packed single-precision floating-point values	
divss	DIVSS	divide scalar single-precision floating-point values	
maxps	MAXPS	return maximum packed single-precision floating-point values	
maxss	MAXSS	return maximum scalar single-precision floating-point values	
minps	MINPS	return minimum packed single-precision floating-point values	
minss	MINSS	return minimum scalar single-precision floating-point values.	
mulps	MULPS	multiply packed single-precision floating-point values	
mulss	MULSS	multiply scalar single-precision floating-point values	
rcpps	RCPPS	compute reciprocals of packed single-precision floating-point values	
rcpss	RCPSS	compute reciprocal of scalar single-precision floating-point values	
rsqrtps	RSQRTPS	compute reciprocals of square roots of packed single-precision floating-point values	
rsqrtss	RSQRTSS	compute reciprocal of square root of scalar single-precision floating-point values	

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
<code>sqrtps</code>	<code>SQRTPS</code>	compute square roots of packed single-precision floating-point values	
<code>sqrtss</code>	<code>SQRTSS</code>	compute square root of scalar single-precision floating-point values	
<code>subps</code>	<code>SUBPS</code>	subtract packed single-precision floating-point values	
<code>subss</code>	<code>SUBSS</code>	subtract scalar single-precision floating-point values	

3.25.1.3 Comparison Instructions (SSE)

The SSE compare instructions compare packed and scalar single-precision floating-point operands.

TABLE 50 Comparison Instructions (SSE)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
<code>cmpmps</code>	<code>CMPPS</code>	compare packed single-precision floating-point values	
<code>cmpss</code>	<code>CMPSS</code>	compare scalar single-precision floating-point values	
<code>comiss</code>	<code>COMISS</code>	perform ordered comparison of scalar single-precision floating-point values and set flags in EFLAGS register	
<code>ucomiss</code>	<code>UCOMISS</code>	perform unordered comparison of scalar single-precision floating-point values and set flags in EFLAGS register	

3.25.1.4 Logical Instructions (SSE)

The SSE logical instructions perform bitwise AND, AND NOT, OR, and XOR operations on packed single-precision floating-point operands.

TABLE 51 Logical Instructions (SSE)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
andnps	ANDNPS	perform bitwise logical AND NOT of packed single-precision floating-point values	
andps	ANDPS	perform bitwise logical AND of packed single-precision floating-point values	
orps	ORPS	perform bitwise logical OR of packed single-precision floating-point values	
xorps	XORPS	perform bitwise logical XOR of packed single-precision floating-point values	

3.25.1.5 Shuffle and Unpack Instructions (SSE)

The SSE shuffle and unpack instructions shuffle or interleave single-precision floating-point values in packed single-precision floating-point operands.

TABLE 52 Shuffle and Unpack Instructions (SSE)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
shufps	SHUFPS	shuffles values in packed single-precision floating-point operands	
unpckhps	UNPCKHPS	unpacks and interleaves the two high-order values from two single-precision floating-point operands	
unpcklps	UNPCKLPS	unpacks and interleaves the two low-order values from two single-precision floating-point operands	

3.25.1.6 Conversion Instructions (SSE)

The SSE conversion instructions convert packed and individual doubleword integers into packed and scalar single-precision floating-point values.

TABLE 53 Conversion Instructions (SSE)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
cvtpi2ps	CVTPI2PS	convert packed doubleword integers to packed single-precision floating-point values	
cvtps2pi	CVTPS2PI	convert packed single-precision floating-point values to packed doubleword integers	
cvtsi2ss	CVTSI2SS	convert doubleword integer to scalar single-precision floating-point value	
cvtss2si	CVTSS2SI	convert scalar single-precision floating-point value to a doubleword integer	
cvttps2pi	CVTTPS2PI	convert with truncation packed single-precision floating-point values to packed doubleword integers	
cvttss2si	CVTTSS2SI	convert with truncation scalar single-precision floating-point value to scalar doubleword integer	

3.25.2 MXCSR State Management Instructions (SSE)

The MXCSR state management instructions save and restore the state of the MXCSR control and status register.

TABLE 54 MXCSR State Management Instructions (SSE)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
ldmxcsr	LDMXCSR	load %mxcsr register	
stmxcsr	STMXCSR	save %mxcsr register state	

3.25.3 64-Bit SIMD Integer Instructions (SSE)

The SSE 64-bit SIMD integer instructions perform operations on packed bytes, words, or doublewords in MMX registers.

TABLE 55 64-Bit SIMD Integer Instructions (SSE)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
pavgb	PAVGB	compute average of packed unsigned byte integers	
pavgw	PAVGW	compute average of packed unsigned word integers	
pextrw	PEXTRW	extract word	
pinsrw	PINSRW	insert word	
pmaxsw	PMAXSW	maximum of packed signed word integers	
pmaxub	PMAXUB	maximum of packed unsigned byte integers	
pminsw	PMINSW	minimum of packed signed word integers	
pminub	PMINUB	minimum of packed unsigned byte integers	
pmovmskb	PMOVMASKB	move byte mask	
pmulhuw	PMULHUW	multiply packed unsigned integers and store high result	
psadbw	PSADBW	compute sum of absolute differences	
psrshufw	PSRSHUFW	shuffle packed integer word in MMX register	

3.25.4 Miscellaneous Instructions (SSE)

The following instructions control caching, prefetching, and instruction ordering.

TABLE 56 Miscellaneous Instructions (SSE)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
maskmovq	MASKMOVQ	non-temporal store of selected bytes from an MMX register into memory	
movntps	MOVNTPS	non-temporal store of four packed single-precision floating-point values from an XMM register into memory	

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
movntq	MOVNTQ	non-temporal store of quadword from an MMX register into memory	
prefetchnta	PREFETCHNTA	prefetch data into non-temporal cache structure and into a location close to the processor	
prefetcht0	PREFETCHT0	prefetch data into all levels of the cache hierarchy	
prefetcht1	PREFETCHT1	prefetch data into level 2 cache and higher	
prefetcht2	PREFETCHT2	prefetch data into level 2 cache and higher	
sfence	SFENCE	serialize store operations	

3.26 SSE2 Instructions

SSE2 instructions are an extension of the SIMD execution model introduced with the MMX technology and the SSE extensions. SSE2 instructions are divided into four subgroups:

- Packed and scalar double-precision floating-point instructions
- Packed single-precision floating-point conversion instructions
- 128-bit SIMD integer instructions
- Instructions that provide cache control and instruction ordering functionality

3.26.1 SSE2 Packed and Scalar Double-Precision Floating-Point Instructions

The SSE2 packed and scalar double-precision floating-point instructions operate on double-precision floating-point operands.

3.26.1.1 SSE2 Data Movement Instructions

The SSE2 data movement instructions move double-precision floating-point data between XMM registers and memory.

TABLE 57 SSE2 Data Movement Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
movapd	MOVAPD	move two aligned packed double-precision floating-point values between XMM registers and memory	
movhpd	MOVHPD	move high packed double-precision floating-point value to or from the high quadword of an XMM register and memory	
movlpd	MOVLPD	move low packed single-precision floating-point value to or from the low quadword of an XMM register and memory	
movmskpd	MOVMSKPD	extract sign mask from two packed double-precision floating-point values	
movsd	MOVSD	move scalar double-precision floating-point value between XMM registers and memory.	
movupd	MOVUPD	move two unaligned packed double-precision floating-point values between XMM registers and memory	

3.26.1.2 SSE2 Packed Arithmetic Instructions

The SSE2 arithmetic instructions operate on packed and scalar double-precision floating-point operands.

TABLE 58 SSE2 Packed Arithmetic Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
addpd	ADDPD	add packed double-precision floating-point values	
addsd	ADDSD	add scalar double-precision floating-point values	

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
divpd	DIVPD	divide packed double-precision floating-point values	
divsd	DIVSD	divide scalar double-precision floating-point values	
maxpd	MAXPD	return maximum packed double-precision floating-point values	
maxsd	MAXSD	return maximum scalar double-precision floating-point value	
minpd	MINPD	return minimum packed double-precision floating-point values	
minsd	MINSD	return minimum scalar double-precision floating-point value	
mulpd	MULPD	multiply packed double-precision floating-point values	
mulsd	MULSD	multiply scalar double-precision floating-point values	
sqrtpd	SQRTPD	compute packed square roots of packed double-precision floating-point values	
sqrtsd	SQRTSD	compute scalar square root of scalar double-precision floating-point value	
subpd	SUBPD	subtract packed double-precision floating-point values	
subsd	SUBSD	subtract scalar double-precision floating-point values	

3.26.1.3 SSE2 Logical Instructions

The SSE2 logical instructions operate on packed double-precision floating-point values.

TABLE 59 SSE2 Logical Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
andnpd	ANDNPD	perform bitwise logical AND NOT of packed double-precision floating-point values	
andpd	ANDPD	perform bitwise logical AND of packed double-precision floating-point values	
orpd	ORPD	perform bitwise logical OR of packed double-precision floating-point values	
xorpd	XORPD	perform bitwise logical XOR of packed double-precision floating-point values	

3.26.1.4 SSE2 Compare Instructions

The SSE2 compare instructions compare packed and scalar double-precision floating-point values and return the results of the comparison to either the destination operand or to the EFLAGS register.

TABLE 60 SSE2 Compare Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
cmpdpd	CMPPD	compare packed double-precision floating-point values	
cmpsd	CMPSD	compare scalar double-precision floating-point values	
comisd	COMISD	perform ordered comparison of scalar double-precision floating-point values and set flags in EFLAGS register	
ucomisd	UCOMISD	perform unordered comparison of scalar double-precision floating-point values and set flags in EFLAGS register	

3.26.1.5 SSE2 Shuffle and Unpack Instructions

The SSE2 shuffle and unpack instructions operate on packed double-precision floating-point operands.

TABLE 61 SSE2 Shuffle and Unpack Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
shufpd	SHUFPD	shuffle values in packed double-precision floating-point operands	
unpckhpd	UNPCKHPD	unpack and interleave the high values from two packed double-precision floating-point operands	
unpcklpd	UNPCKLPD	unpack and interleave the low values from two packed double-precision floating-point operands	

3.26.1.6 SSE2 Conversion Instructions

The SSE2 conversion instructions convert packed and individual doubleword integers into packed and scalar double-precision floating-point values (and vice versa). These instructions also convert between packed and scalar single-precision and double-precision floating-point values.

TABLE 62 SSE2 Conversion Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
cvtdq2pd	CVTDQ2PD	convert packed doubleword integers to packed double-precision floating-point values	
cvtpd2dq	CVTPD2DQ	convert packed double-precision floating-point values to packed doubleword integers	
cvtpd2pi	CVTPD2PI	convert packed double-precision floating-point values to packed doubleword integers	
cvtpd2ps	CVTPD2PS	convert packed double-precision floating-point values to packed single-	

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
		precision floating-point values	
cvtpi2pd	CVTPI2PD	convert packed doubleword integers to packed double-precision floating-point values	
cvtps2pd	CVTPS2PD	convert packed single-precision floating-point values to packed double-precision floating-point values	
cvtsd2si	CVTSD2SI	convert scalar double-precision floating-point values to a doubleword integer	
cvtsd2ss	CVTSD2SS	convert scalar double-precision floating-point values to scalar single-precision floating-point values	
cvtsi2sd	CVTSI2SD	convert doubleword integer to scalar double-precision floating-point value	
cvtss2sd	CVTSS2SD	convert scalar single-precision floating-point values to scalar double-precision floating-point values	
cvttpd2dq	CVTPD2DQ	convert with truncation packed double-precision floating-point values to packed doubleword integers	
cvttpd2pi	CVTPD2PI	convert with truncation packed double-precision floating-point values to packed doubleword integers	
cvttsd2si	CVTSD2SI	convert with truncation scalar double-precision floating-point values to scalar doubleword integers	

3.26.2 SSE2 Packed Single-Precision Floating-Point Instructions

The SSE2 packed single-precision floating-point instructions operate on single-precision floating-point and integer operands.

TABLE 63 SSE2 Packed Single-Precision Floating-Point Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
cvtdq2ps	CVTDQ2PS	convert packed doubleword integers to packed single-precision floating-point values	
cvtps2dq	CVTPS2DQ	convert packed single-precision floating-point values to packed doubleword integers	
cvttps2dq	CVTTPS2DQ	convert with truncation packed single-precision floating-point values to packed doubleword integers	

3.26.3 SSE2 128-Bit SIMD Integer Instructions

The SSE2 SIMD integer instructions operate on packed words, doublewords, and quadwords contained in XMM and MMX registers.

TABLE 64 SSE2 128-Bit SIMD Integer Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
movdq2q	MOVDQ2Q	move quadword integer from XMM to MMX registers	
movdqa	MOVDQA	move aligned double quadword	
movdqu	MOVDQU	move unaligned double quadword	
movq2dq	MOVQ2DQ	move quadword integer from MMX to XMM registers	
paddq	PADDQ	add packed quadword integers	

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
pmuludq	PMULUDQ	multiply packed unsigned doubleword integers	
pshufd	PSHUFd	shuffle packed doublewords	
pshufhw	PSHUFHW	shuffle packed high words	
pshufw	PSHUFw	shuffle packed low words	
pslldq	PSLLDQ	shift double quadword left logical	
psrldq	PSRLDQ	shift double quadword right logical	
psubq	PSUBQ	subtract packed quadword integers	
punpckhqdq	PUNPCKHQDQ	unpack high quadwords	
punpcklqdq	PUNPCKLQDQ	unpack low quadwords	

3.26.4 SSE2 Miscellaneous Instructions

The SSE2 instructions described in the following table provide additional functionality for caching non-temporal data when storing data from XMM registers to memory, and provide additional control of instruction ordering on store operations.

TABLE 65 SSE2 Miscellaneous Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
clflush	CLFLUSH	flushes and invalidates a memory operand and its associated cache line from all levels of the processor's cache hierarchy	
lfence	LFENCE	serializes load operations	
maskmovdqu	MASKMOVDQU	non-temporal store of selected bytes from an XMM register into memory	
mfence	MFENCE	serializes load and store operations	
movntdq	MOVNTDQ	non-temporal store of double quadword from an XMM register into memory	
movnti	MOVNTI	non-temporal store of a doubleword from a	movntiq valid only under -m64

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
		general-purpose register into memory	
movntpd	MOVNTPD	non-temporal store of two packed double-precision floating-point values from an XMM register into memory	
pause	PAUSE	improves the performance of spin-wait loops	

3.27 SSE3 Instructions

TABLE 66 SSE3 Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
addsubpd	ADDSUBPD	Packed Double-FP Add/Subtract	page 3-35 (253666-048US/Sep.2013)
addsubps	ADDSUBPS	Packed Single-FP Add/Subtract	page 3-37 (253666-048US/Sep.2013)
haddpd	HADDPD	Packed Double-FP Horizontal Add	page 3-370 (253666-048US/Sep.2013)
haddps	HADDPS	Packed Single-FP Horizontal Add	page 3-373 (253666-048US/Sep.2013)
hsubpd	HSUBPD	Packed Double-FP Horizontal Subtract	page 3-377 (253666-048US/Sep.2013)
hsubps	HSUBPS	Packed Single-FP Horizontal Subtract	page 3-380 (253666-048US/Sep.2013)
lddqu	LDDQU	Load Unaligned Integer 128 Bits	page 3-444 (253666-048US/Sep.2013)
movddup	MOVDDUP	Replicate Double FP Values	page 5-346 (319433-016/Oct.2013)
movshdup	MOVSHDUP	Replicate Single FP Values	page 5-380 (319433-016/Oct.2013)
movsldup	MOVSLDUP	Replicate Single FP Values	page 5-383 (319433-016/Oct.2013)

3.28 SSE4a Instructions

TABLE 67 SSE4a Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
extrq	EXTRQ		page 139 (AMD:26568-Rev.3.18-Oct.2013)
insertq	INSERTQ		page 154 (AMD:26568-Rev.3.18-Oct.2013)
movntsd	MOVNTSD		page 218 (AMD:26568-Rev.3.18-Oct.2013)
movntss	MOVNTSS		page 220 (AMD:26568-Rev.3.18-Oct.2013)

3.29 SSE4.1 Instructions

TABLE 68 SSE4.1 Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
blendpd	BLENDDPD	Blend Packed Double Precision Floating-Point Values	page 3-64 (253666-048US/Sep.2013)
blendps	BLENDDPS	Blend Packed Single Precision Floating-Point Values	page 3-68 (253666-048US/Sep.2013)
blendvpd	BLENDVPD	Variable Blend Packed Double Precision Floating-Point Values	page 3-70 (253666-048US/Sep.2013)
blendvps	BLENDVPS	Variable Blend Packed Single Precision Floating-Point Values	page 3-72 (253666-048US/Sep.2013)
dppd	DPPD	Dot Product of Packed Double Precision Floating-Point Values	page 3-240 (253666-048US/Sep.2013)
dpps	DPPS	Dot Product of Packed Single Precision Floating-Point Values	page 3-242 (253666-048US/Sep.2013)
extractps	EXTRACTPS	Extract Packed Floating-Point Values	page 5-158 (319433-016/Oct.2013)

3.29 SSE4.1 Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
insertps	INSERTPS	Insert Scalar Single-Precision Floating-Point Value	page 5-311 (319433-016/Oct.2013)
movntdqa	MOVNTDQA	Load Double Quadword Non-Temporal Aligned Hint	page 5-369 (319433-016/Oct.2013)
mpsadbw	MPSADBW	Compute Multiple Packed Sums of Absolute Difference	page 3-577 (253666-048US/Sep.2013)
packusdw	PACKUSDW	Pack with Unsigned Saturation	page 4-32 (253667-048US/Sep.2013)
pblendvb	PBLENDBV	Variable Blend Packed Bytes	page 4-61 (253667-048US/Sep.2013)
pblendw	PBLENBW	Blend Packed Words	page 4-65 (253667-048US/Sep.2013)
pcmpeqq	PCMPEQB PCMPEQW PCMPEQD PCMPEQQ	Compare Packed Integers for Equality	page 5-419 (319433-016/Oct.2013)
pextr(q b d)	PEXTRB PEXTRD PEXTRQ	Extract Byte/Dword/Qword	page 4-95 (253667-048US/Sep.2013)
pextrw	PEXTRW	Extract Word	page 4-98 (253667-048US/Sep.2013)
phminposuw	PHMINPOSUW	Packed Horizontal Word Minimum	page 4-107 (253667-048US/Sep.2013)
pinsr(q b d)	PINSRB PINSRD PINSRQ	Insert Byte/Dword/Qword	page 4-114 (253667-048US/Sep.2013)
pmaxs(b d)	PMAXSB PMAXSW PMAXSD PMAXSQ	Maximum of Packed Signed Integers	page 5-471 (319433-016/Oct.2013)
pmaxud	PMAXUD PMAXUQ	Maximum of Packed Unsigned Integers	page 5-476 (319433-016/Oct.2013)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
<code>pmaxuw</code>	<code>PMAXUW</code>	Maximum of Packed Word Integers	page 4-136 (253667-048US/Sep.2013)
<code>pminsb</code>	<code>PMINSB</code>	Minimum of Packed Signed Byte Integers	page 4-138 (253667-048US/Sep.2013)
<code>pminsd</code>	<code>PMINSD</code> <code>PMINSQ</code>	Minimum of Packed Signed Integers	page 5-479 (319433-016/Oct.2013)
<code>pminud</code>	<code>PMINUD</code> <code>PMINUQ</code>	Minimum of Packed Unsigned Integers	page 5-482 (319433-016/Oct.2013)
<code>pminuw</code>	<code>PMINUW</code>	Minimum of Packed Word Integers	page 4-151 (253667-048US/Sep.2013)
<code>pmovsx(bd bq bw dq wd wq)</code>	<code>PMOVSX</code>	Packed Move with Sign Extend	page 5-500 (319433-016/Oct.2013)
<code>pmovzx(bd bq bw dq wd wq)</code>	<code>PMOVZX</code>	Packed Move with Zero Extend	page 5-507 (319433-016/Oct.2013)
<code>pmuldq</code>	<code>PMULDQ</code>	Multiply Packed Doubleword Integers	page 5-514 (319433-016/Oct.2013)
<code>pmulld</code>	<code>PMULLD</code>	Multiply Packed Integers and Store Low Result	page 5-516 (319433-016/Oct.2013)
<code>ptest</code>	<code>PTEST</code>	Logical Compare	page 4-249 (253667-048US/Sep.2013)
<code>roundpd</code>	<code>ROUNDPD</code>	Round Packed Double Precision Floating-Point Values	page 4-312 (253667-048US/Sep.2013)
<code>roundps</code>	<code>ROUNDPS</code>	Round Packed Single Precision Floating-Point Values	page 4-315 (253667-048US/Sep.2013)
<code>roundsd</code>	<code>ROUNDSD</code>	Round Scalar Double Precision Floating-Point Values	page 4-318 (253667-048US/Sep.2013)
<code>roundss</code>	<code>ROUNDSS</code>	Round Scalar Single Precision Floating-Point Values	page 4-320 (253667-048US/Sep.2013)

3.30 SSE4.2 Instructions

TABLE 69 SSE4.2 Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
pcmpestri	PCMPESTRI	Packed Compare Explicit Length Strings, Return Index	page 4-77 (253667-048US/Sep.2013)
pcmpestrm	PCMPESTRM	Packed Compare Explicit Length Strings, Return Mask	page 4-79 (253667-048US/Sep.2013)
pcmpgtq	PCMPGTB	Compare Packed Integers for Greater Than	page 5-424 (319433-016/Oct.2013)
pcmpistri	PCMPISTRI	Packed Compare Implicit Length Strings, Return Index	page 4-87 (253667-048US/Sep.2013)
pcmpistrm	PCMPISTRM	Packed Compare Implicit Length Strings, Return Mask	page 4-89 (253667-048US/Sep.2013)

3.31 SSSE3 Instructions

TABLE 70 SSSE3 Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
pabs(w b d)	PABSB PABSW PABSD PABSQ	Packed Absolute Value	page 5-404 (319433-016/Oct.2013)
palgnr	PALIGNR	Packed Align Right	page 4-50 (253667-048US/Sep.2013)
phaddsw	PHADDSW	Packed Horizontal Add and Saturate	page 4-105 (253667-048US/Sep.2013)
phadd(w d)	PHADDW PHADDD	Packed Horizontal Add	page 4-101 (253667-048US/Sep.2013)
phsubsw	PHSUBSW	Packed Horizontal Subtract and Saturate	page 4-112 (253667-048US/Sep.2013)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
pshub(w d)	PHSUBW PHSUBD	Packed Horizontal Subtract	page 4-109 (253667-048US/Sep.2013)
pmaddubsw	PMADDUBSW	Multiply and Add Packed Signed and Unsigned Bytes	page 4-118 (253667-048US/Sep.2013)
pmulhrsw	PMULHRSW	Packed Multiply High with Round and Scale	page 4-165 (253667-048US/Sep.2013)
pshufb	PSHUFB	Packed Shuffle Bytes	page 4-201 (253667-048US/Sep.2013)
psign(w b d)	PSIGNB PSIGNW PSIGND	Packed SIGN	page 4-211 (253667-048US/Sep.2013)

3.32 Transactional Synchronization Extensions

TABLE 71 HLE Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
xtest	XTEST	Test If In Transactional Execution	page 4-588 (253667-048US/Sep.2013)

TABLE 72 RTM Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
xabort	XABORT	Transactional Abort	page 4-555 (253667-048US/Sep.2013)
xbegin(l w)	XBEGIN	Transactional Begin	page 4-559 (253667-048US/Sep.2013)
xend	XEND	Transactional End	page 4-564 (253667-048US/Sep.2013)
xtest	XTEST	Test If In Transactional Execution	page 4-588 (253667-048US/Sep.2013)

3.33 Operating System Support Instructions

The operating system support instructions provide functionality for process management, performance monitoring, debugging, and other systems tasks.

TABLE 73 Operating System Support Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
arpl	ARPL	adjust requested privilege level	
clts	CLTS	clear the task-switched flag	
hlt	HLT	halt processor	
invd	INVD	invalidate cache, no writeback	
invlpg	INVLPG	invalidate TLB entry	
lar	LAR	load access rights	larq valid only under -m64
lgdt	LGDT	load global descriptor table (GDT) register	
lidt	LIDT	load interrupt descriptor table (IDT) register	
lldt	LLDT	load local descriptor table (LDT) register	
lmsw	LMSW	load machine status word	
lock	LOCK	lock bus	
lsl	LSL	load segment limit	lsdq valid only under -m64
ltr	LTR	load task register	
rdmsr	RDMSR	read model-specific register	
rdpmc	RDPMC	read performance monitoring counters	
rdtsc	RDTSC	read time stamp counter	
rsm	RSM	return from system management mode (SMM)	
sgdt	SGDT	store global descriptor table (GDT) register	
sidt	SIDT	store interrupt descriptor table (IDT) register	
sldt	SLDT	store local descriptor table (LDT) register	sldtq valid only under -m64
smsw	SMSW	store machine status word	smswq valid only under -m64

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Notes
str	STR	store task register	strq valid only under -m64
sysenter	SYSENTER	fast system call, transfers to a flat protected model kernel at CPL=0	
sysexit	SYSEXIT	fast system call, transfers to a flat protected mode kernel at CPL=3	
verr	VERR	verify segment for reading	
verw	VERW	verify segment for writing	
wbinvd	WBINVD	invalidate cache, with writeback	
wrmsr	WRMSR	write model-specific register	

3.34 VMX Instructions

TABLE 74 VMX Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
invept	INVEPT	Invalidate Translations Derived from EPT	page 30-3 (326019-048US/Sep.2013)
invvpid	INVVPID	Invalidate Translations Based on VPID	page 30-6 (326019-048US/Sep.2013)
vmcall	VMCALL	Call to VM Monitor	page 30-9 (326019-048US/Sep.2013)
vmclear	VMCLEAR	Clear Virtual-Machine Control Structure	page 30-11 (326019-048US/Sep.2013)
vmfunc	VMFUNC	Invoke VM function	page 30-13 (326019-048US/Sep.2013)
vmlaunch	VMLAUNCH VMRESUME	Launch/Resume Virtual Machine	page 30-14 (326019-048US/Sep.2013)
vmresume	VMLAUNCH VMRESUME	Launch/Resume Virtual Machine	page 30-14 (326019-048US/Sep.2013)
vmptlrd	VMPTRLD	Load Pointer to Virtual-Machine Control Structure	page 30-17 (326019-048US/Sep.2013)
vmptrst	VMPTRST	Store Pointer to Virtual-Machine Control Structure	page 30-19 (326019-048US/Sep.2013)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
vmread	VMREAD	Read Field from Virtual-Machine Control Structure	page 30-21 (326019-048US/Sep.2013)
vmwrite	VMWRITE	Write Field to Virtual-Machine Control Structure	page 0-24 (326019-048US/Sep.2013)
vmxoff	VMXOFF	Leave VMX Operation	page 30-27 (326019-048US/Sep.2013)
vmxon	VMXON	Enter VMX Operation	page 30-29 (326019-048US/Sep.2013)

3.35 XSAVE Instructions

TABLE 75 XSAVE Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
xsaveopt(64)	XSAVEOPT	Save Processor Extended States Optimized	page 4-583 (253667-048US/Sep.2013)

3.36 3DNow Instructions

TABLE 76 3DNow Instructions

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
femms	FEMMS		page 18 (AMD:26569-Rev.3.13-May.2013)
pavgusb	PAVGUSB		page 70 (AMD:26569-Rev.3.13-May.2013)
pf2id	PF2ID		page 88 (AMD:26569-Rev.3.13-May.2013)
pf2iw	PF2IW		page 90 (AMD:26569-Rev.3.13-May.2013)
pfacc	PFACC		page 92 (AMD:26569-Rev.3.13-May.2013)
pfadd	PFADD		page 94 (AMD:26569-Rev.3.13-May.2013)
pfcmpeq	PFCMPEQ		page 96 (AMD:26569-Rev.3.13-May.2013)

Oracle Solaris Mnemonic	Intel/AMD Mnemonic	Description	Reference
pfcmpge	PFCMPGE		page 98 (AMD:26569-Rev.3.13-May.2013)
pfcmpgt	PFCMPGT		page 101 (AMD:26569-Rev.3.13-May.2013)
pfmax	PFMAX		page 103 (AMD:26569-Rev.3.13-May.2013)
pfmin	PFMIN		page 105 (AMD:26569-Rev.3.13-May.2013)
pfmul	PFMUL		page 107 (AMD:26569-Rev.3.13-May.2013)
pfnacc	PFNACC		page 109 (AMD:26569-Rev.3.13-May.2013)
pfpnacc	PFPNACC		page 112 (AMD:26569-Rev.3.13-May.2013)
pfrcp	PFRCP		page 115 (AMD:26569-Rev.3.13-May.2013)
pfrcpit1	PFRCPIT1		page 118 (AMD:26569-Rev.3.13-May.2013)
pfrcpit2	PFRCPIT2		page 121 (AMD:26569-Rev.3.13-May.2013)
pfrsqit1	PFRSQIT1		page 124 (AMD:26569-Rev.3.13-May.2013)
pfrsqrtd	PFRSQRT		page 127 (AMD:26569-Rev.3.13-May.2013)
pfsub	PFSUB		page 130 (AMD:26569-Rev.3.13-May.2013)
pfsubr	PFSUBR		page 132 (AMD:26569-Rev.3.13-May.2013)
pi2fd	PI2FD		page 134 (AMD:26569-Rev.3.13-May.2013)
pi2fw	PI2FW		page 136 (AMD:26569-Rev.3.13-May.2013)
pmulhrw	PMULHRW		page 152 (AMD:26569-Rev.3.13-May.2013)
pswapd	PSWAPD		page 201 (AMD:26569-Rev.3.13-May.2013)

◆ ◆ ◆ A P P E N D I X A

Using the Assembler Command Line

This appendix describes how to invoke the assembler and its options from the command line.

A.1 Assembler Command Line

You invoke the assembler command line as follows:

```
as [options] [inputfile] ...
```

Note - The Oracle Developer Studio C, C++, and Fortran compilers (cc, CC, and f95) invoke the assembler with the fbe command. You can use either the [as\(1\)](#) or the Oracle Developer Studio fbe command on an Oracle Solaris platform to invoke the assembler. On an Oracle Solaris x86 platform, the as or fbe command will invoke the x86 assembler. On an Oracle Solaris SPARC platform, the command invokes the SPARC assembler.

The as command translates the assembly language source files, *inputfile*, into an executable object file, *objfile*. The assembler recognizes the filename argument *hyphen* (-) as the standard input. It accepts more than one file name on the command line. The input file is the concatenation of all the specified files. If an invalid option is given or the command line contains a syntax error, the assembler prints the error (including a synopsis of the command line syntax and options) to standard error output, and then terminates.

The assembler supports macros, #include files, and symbolic substitution through use of the C preprocessor [cpp\(1\)](#). The assembler invokes the preprocessor before assembly begins if the -P option has been specified from the command line.

A.2 Assembler Command Line Options

-a32

Allow 32-bit addresses in 64-bit mode.

`-Dname -Dname=def`

When the `-P` option is in effect, these options are passed to the `cpp` preprocessor without interpretation by the `as` command; otherwise, they are ignored.

`-{n}H`

Enable (`-H`) or suppress (`-nH`) generation of the Hardware Capabilities section.

`-I path`

When the `-P` option is in effect, this option is passed to the `cpp` preprocessor without interpretation by the `as` command; otherwise, it is ignored.

`-i`

Ignore line number information from the preprocessor.

KPIC

Check for address referencing with absolute relocation and issue warning.

`--m`

This option runs `m4` macro preprocessing on input. The `m4` preprocessor is more useful for complex preprocessing than the `C` preprocessor invoked by the `-P` option. See the [m4\(1\)](#) man page for more information about the `m4` macro-processor.

`-m64 | -m32`

Select the 64-bit (`-m64`) or 32-bit (`-m32`) memory model. With `-m64`, the resulting `.o` object files are in 64-bit ELF format and can only be linked with other object files in the same format. The resulting executable can only be run on a 64-bit x86 processor running 64-bit Oracle Solaris OS. `-m32` is the default.

`-n`

Suppress all warnings while assembling.

`-o outfile`

Write the output of the assembler to *outfile*. By default, if `-o` is not specified, the output file name is the same as the input file name with `.s` replaced with `.o`.

`-P`

Run `cpp`, the C preprocessor, on the files being assembled. The preprocessor is run separately on each input file, not on their concatenation. The preprocessor output is passed to the assembler.

`-Q{y|n}`

This option produces the "assembler version" information in the comment section of the output object file if the `y` argument is specified; if the `n` argument is specified, the information is suppressed.

`-S[a|b|c|l|A|B|C|L]`

Produces a disassembly of the emitted code to the standard output. Adding each of the following characters to the `-S` option produces:

- `a` – Disassemble with address
- `b` – Disassemble with `".bof"`
- `c` – Disassemble with comments
- `l` – Disassemble with line numbers

Capital letters turn the switch off for the corresponding option.

`-s`

This option places all stabs in the `".stabs"` section. By default, stabs are placed in `".stabs.excl"` sections, which are stripped out by the static linker `ld` during final execution. When the `-s` option is used, stabs remain in the final executable because `".stab"` sections are not stripped out by the static linker `ld`.

`-Uname`

When the `-P` option is in effect, this option is passed to the `cpp` preprocessor without interpretation by the `as` command; otherwise, it is ignored.

`-V`

This option writes the version information on the standard error output.

`-xchip= processor`

processor specifies the target architecture processor. When several encodings are possible, choose the one that is appropriate for the stated chip. In particular, use the appropriate no-op byte sequence to fill code alignment padding, and warn when instructions not defined for the stated chip are used.

The assembler accepts the instruction sets for the following recognized `-xchip` processor values:

<code>generic</code>	Generic x86
<code>native</code>	Host processor
<code>amdfam10</code>	AMD FAM10
<code>opteron</code>	AMD Opteron
<code>broadwell</code>	Intel Broadwell
<code>core2</code>	Intel Core2
<code>haswell</code>	Intel Haswell
<code>ivybridge</code>	Intel Ivy Bridge
<code>nehalem</code>	Intel Nehalem
<code>penryn</code>	Intel Penryn
<code>pentium</code>	Intel Pentium
<code>pentium_pro</code>	Intel Pentium Pro
<code>pentium3</code>	Intel Pentium 3
<code>pentium4</code>	Intel Pentium 4
<code>sandybridge</code>	Intel Sandy Bridge
<code>westmere</code>	Intel Westmere

`-xmodel=[small | medium | kernel]`

For `-m64` only, generate `R_X86_64_32S` relocatable type for data access under `kernel`. Otherwise, generate `R_X86_64_32` under `small.SHN_AMD64_LCOMMON` and `.lbcomm` support added under `medium`. The default is `small`.

`-Y {d|m},path`

Specify the path to locate the version of `cm4defs` (`-Yd,path`) or `m4` (`-Ym,path`) to use.

`-YI,path`

Indicate path to search for `#include` header files.

A.3 Disassembling Object Code

The `dis` program is the object code disassembler for ELF. It produces an assembly language listing of the object file. For detailed information about this function, see the [dis\(1\)](#) man page.

Index

A

- a32 option, 177
- aaa, 41
- aad, 41
- aam, 41
- aas, 41
- adc, 41
- adcx, 55
- add, 41
- addpd, 159
- addps, 153
- addressing, 26
- addsd, 159
- addss, 153
- addsubpd, 166
- addsubps, 166
- adox, 55
- aesdec, 55
- aesdeclast, 55
- aesenc, 55
- aesenclast, 55
- aesimc, 55
- aeskeygenassist, 55
- .align, 27
- and, 42
- andn, 135
- andnpd, 161
- andnps, 155
- andpd, 161
- andps, 155
- arpl, 172
- as

- syntax, UNIX versus Intel, 17

- as command, 177
- .ascii, 27
- assembler command line, 177
- assembler command line options, 177

B

- .bcd, 27
- bextr, 135
- binary arithmetic instructions, 41
- bit instructions, 43
- blendpd, 167
- blendps, 167
- blendvpd, 167
- blendvps, 167
- blsi, 135
- blmsk, 135
- blsr, 135
- bndcl, 147
- bndcn, 147
- bndcu, 147
- bndldx, 148
- bndmk, 148
- bndmov, 148
- bndstx, 148
- bound, 44
- bsf, 43
- bsr, 43
- .bss, 27
- bswap, 38
- bt, 43

btc, 43
btr, 43
bts, 43
.2byte, 27
.4byte, 27
.8byte, 28
.byte, 27
byte instructions, 43
bzhi, 135

C

.cfi_adjust_cfa_offset OFFSET, 28
.cfi_def_cfa REGISTER, OFFSET, 28
.cfi_def_cfa_offset OFFSET, 28
.cfi_def_cfa_register REGISTER, 28
.cfi_endproc, 28
.cfi_escape EXPRESSION[, ...], 28
.cfi_offset REGISTER, OFFSET, 28
.cfi_rel_offset REGISTER, OFFSET, 29
.cfi_startproc, 30
call, 44
cbtw, 38
clc, 48
cld, 48
clflush, 165
cli, 48
cltd, 38
cltq, 38
clts, 172
clwb, 136
cmc, 48
cmova, 38
cmov.a, 38
cmovae, 38
cmov.ae, 38
cmovb, 38
cmov.b, 38
cmovbe, 38
cmov.be, 38
cmovc, 38
cmov.c, 38
cmove, 38
cmov.e, 38
cmovg, 38
cmov.g, 38
cmovge, 38
cmov.ge, 38
cmovl, 38
cmov.l, 38
cmovle, 38
cmov.le, 38
cmovna, 38
cmov.na, 38
cmovnae, 38
cmov.nae, 38
cmovnb, 38
cmov.nb, 38
cmovnbe, 39
cmov.nbe, 39
cmovnc, 39
cmov.nc, 39
cmovne, 39
cmov.ne, 39
cmovng, 39
cmov.ng, 39
cmovnge, 39
cmov.nge, 39
cmovnl, 39
cmov.nl, 39
cmovnle, 39
cmov.nle, 39
cmovno, 39
cmov.no, 39
cmovnp, 39
cmov.np, 39
cmovns, 39
cmov.ns, 39
cmovnz, 39
cmov.nz, 39
cmovo, 39
cmov.o, 39

cmovp, 39
cmov.p, 39
cmovpe, 39
cmovpo, 39
cmovs, 39
cmovz, 39
cmp, 41
cmppd, 161
cmpps, 154
cmps, 46
cmpsb, 46
cmpsd, 161
cmpsl, 46
cmpss, 154
cmpsw, 46
cmpxchg, 39
cmpxchg8b, 39
comisd, 161
comiss, 154
.comm, 30
command-line options, 177
comment, 19
compiler drivers, 177
control transfer instructions, 44
cpuid, 48
cqtd, 39
cqto, 40
cvtdq2pd, 162
cvtdq2ps, 164
cvtpd2dq, 162
cvtpd2pi, 162
cvtpd2ps, 162
cvtpi2pd, 163
cvtpi2ps, 156
cvtps2dq, 164
cvtps2pd, 163
cvtps2pi, 156
cvtsd2si, 163
cvtsd2ss, 163
cvtsi2sd, 163
cvtsi2ss, 156

cvtss2sd, 163
cvtss2si, 156
cvttpd2dq, 163
cvttpd2pi, 163
cvttps2dq, 164
cvttps2pi, 156
cvttss2si, 156
cwtd, 40
cwtl, 40

D

-D option, 178
daa, 42
das, 42
.data, 30
data transfer instructions, 38
dec, 41
decimal arithmetic instructions, 41
directives, 27
dis program, 181
disassembling object code, 181
div, 41
divpd, 160
divps, 153
divsd, 160
divss, 153
.double, 30
dppd, 167
dpps, 167

E

emms, 147
encls, 149
enclu, 149
enter, 44
.even, 30
.ext, 30
extensions

transactional synchronization, 171
extractps, 167
extrq, 167

F

f2xm1, 52
fabs, 50
fadd, 50
faddp, 50
fbc command, 177
fbld, 49
fbstp, 49
fchs, 50
fclex, 53
fcmovb, 49
fcmovbe, 49
fcmov, 49
fcmovnb, 49
fcmovnbe, 49
fcmovne, 49
fcmovnu, 50
fcmovu, 50
fcom, 51
fcomi, 51
fcomip, 51
fcomp, 51
fcompp, 51
fcos, 52
fdecstp, 53
fdiv, 50
fdivp, 50
fdivr, 50
fdivrp, 50
femms, 174
ffree, 53
fiadd, 50
ficom, 51
ficomp, 51
fidiv, 50
fidivr, 50

fild, 50
.file, 30
fimul, 50
fincstp, 53
finit, 53
fist, 50
fistp, 50
fisub, 50
fisubr, 50
flag control instructions, 47
fld, 50
fld1, 53
fldcw, 53
fldenv, 53
fldl2e, 53
fldl2t, 53
fldlg2, 53
fldln2, 53
fldpi, 53
fldz, 53
.float, 30
floating-point instructions
 basic arithmetic, 50
 comparison, 51
 control, 53
 data transfer, 49
 load constants, 52
 logarithmic *See* transcendental
 transcendental, 52
 trigonometric *See* transcendental
fmul, 51
fmulp, 51
fnclex, 53
fninit, 53
fnop, 54
fnsave, 54
fnstcw, 54
fnstenv, 54
fnstsw, 54
fpatan, 52
fprem, 51

fprem1, 51
fptan, 52
frndint, 51
frstor, 54
fsave, 54
fscale, 51
fsin, 52
fsincos, 52
fsqrt, 51
fst, 50
fstcw, 54
fstenv, 54
fstp, 50
fstsw, 54
fsub, 51
fsubp, 51
fsubr, 51
fsubrp, 51
ftst, 51
fucom, 52
fucomi, 52
fucomip, 52
fucomp, 52
fucompp, 52
fwait, 54
fxam, 52
fxch, 50
fxrstor, 54
fxsave, 54
fxtract, 51
fyl2x, 52
fyl2xp1, 52

G

gas, 17
.globl, 30
.group, 31

H

-{n}H option, 178
haddpd, 166
haddps, 166
.hidden, 31
hlt, 172
hsubpd, 166
hsubps, 166
hyphen (-), 177

I

-i option, 178
I option, 178
I/O (input/output) instructions, 47
.ident, 31
identifier, 22
idiv, 41
imul, 41
in, 47
inc, 41
ins, 47
insb, 47
insertps, 168
insertq, 167
insl, 47
instruction, 24
 format, 24
 suffixes, 25
instructions
 3DNow, 174
 Advanced Vector Extensions, 55
 ADX, 55
 AES, 55
 AVX, 56
 AVX2, 79
 AVX512, 86
 binary arithmetic, 41
 bit, 43
 BMI1, 135
 BMI2, 135
 byte, 43

CLWB, 136
control transfer, 44
data transfer, 38
decimal arithmetic, 41
F16C, 136
flag control, 47
floating-point, 49
FMA, 137
FSGSBASE, 143
I/O (input/output), 47
logical, 42
miscellaneous, 48
MMX, 143
MOVBE, 148
MPX, 147
operating system support, 172
PCLMULQDQ, 148
PREFETCH, 149
RDRAND, 150
RDSEED, 151
rotate, 42
segment register, 48
SGX, 149
SHA, 150
shift, 42
SIMD state management, 54
SSE, 151
SSE2, 158
SSE3, 166
SSE4.1, 167
SSE4.2, 170
SSE4a, 167
SSSE3, 170
string, 46
VMX, 173
XSAVE, 174

insw, 47
int, 44
into, 44
invd, 172
invept, 173
invlpg, 172
invoking, as command, 177

invpcid, 40
invvpid, 173
iret, 44

J
ja, 44
jae, 44
jb, 44
jbe, 44
jc, 44
jcxz, 44
je, 44
jecxz, 44
jg, 44
jge, 44
jl, 45
jle, 45
jmp, 45
jnae, 45
jnb, 45
jnbe, 45
jnc, 45
jne, 45
jng, 45
jnge, 45
jnl, 45
jnle, 45
jno, 45
jnp, 45
jns, 45
jnz, 45
jo, 45
jp, 45
jpe, 45
jpo, 45
js, 45
jz, 45

K

kaddb, 87
kaddb, 87
kaddq, 87
kaddw, 87
kandb, 87
kandd, 87
kandnb, 87
kandnd, 88
kandnq, 88
kandq, 88
keyword, 22
kmovb, 88
kmovd, 88
kmovq, 88
knotb, 88
knotd, 88
knotq, 88
korb, 88
kord, 88
korq, 88
kortestb, 89
kortestd, 89
kortestq, 89
-KPIC option, 178
kshiftlb, 89
kshiftd, 89
kshiftlq, 89
kshiftrb, 89
kshiftrd, 89
kshiftrq, 89
ktestb, 89
ktestd, 89
ktestq, 90
ktestw, 90
kunpckdq, 90
kunpckwd, 90
kxnorb, 90
kxnord, 90
kxnorq, 90
kxorb, 90

kxord, 90

kxorq, 90

L

label, 20
 numeric, 21
 symbolic, 20
lahf, 48
lar, 172
lcall, 45
lcomm, 31
lddqu, 166
ldmxcsr, 156
lds, 48
lea, 48
leave, 45
les, 48
lfence, 165
lfs, 48
lgdt, 172
lgs, 48
lidt, 172
lldt, 172
lmsw, 172
local, 31
lock, 172
lods, 46
lods, 46
lodsl, 46
lodsw, 46
logical instructions, 42
long, 31
loop, 45
loope, 45
loopne, 45
loopnz, 45
loopz, 45
lret, 45
lsl, 172
lss, 48

ltr, 172
lzcnt(|q|l|w), 135

M

-m option, 178
-m64 and -m32 options, 178
maskmovdqu, 165
maskmovq, 157
maxpd, 160
maxps, 153
maxsd, 160
maxss, 153
mfence, 165
minpd, 160
minps, 153
minsd, 160
minss, 153
miscellaneous instructions, 48
MMX instructions
 comparison, 145
 conversion, 144
 data transfer, 143
 logical, 146
 packed arithmetic, 144
 rotate, 146
 shift, 146
 state management, 147
mov, 40
movabs, 40
movabsA, 40
movapd, 159
movaps, 151
movbe(|q|l|w), 148
movd, 144
movddup, 166
movdq2q, 164
movdqa, 164
movdqu, 164
movhlps, 152
movhpd, 159
movhps, 152
movlhps, 152
movlpd, 159
movlps, 152
movmskpd, 159
movmskps, 152
movntdq, 165
movntdqa, 168
movnti, 165
movntpd, 166
movntps, 157
movntq, 158
movntsd, 167
movntss, 167
movq, 144
movq2dq, 164
movs, 46
movsb, 40, 46
movsd, 159
movshdup, 166
movsl, 46
movsldup, 166
movss, 152
movsw, 40, 46
movupd, 159
movups, 152
movzb, 40
movzw, 40
mpsadbw, 168
mul, 41
mulpd, 160
mulps, 153
mulsd, 160
mulss, 153
multiple files, on, 177
mulx, 135

N

-n option, 178
neg, 41
nop, 48

not, 42
numbers, 22
 floating point, 22
 integers, 22
 binary, 22
 decimal, 22
 hexadecimal, 22
 octal, 22

O

-o option, 178
operands, 25
 immediate, 26
 indirect, 25
 memory
 addressing, 26
 ordering (source, destination), 25
 register, 26
operating system support instructions, 172
options
 command-line, 177
or, 42
orpd, 161
orps, 155
out, 47
outs, 47
outsb, 47
outsl, 47
outsw, 47

P

-P option, 179
pabs(w|b|d), 170
packssdw, 144
packsswb, 144
packusdw, 168
packuswb, 144
paddb, 144
padd, 144
paddq, 164

paddsb, 145
paddsw, 145
paddusb, 145
paddusw, 145
paddw, 145
palignr, 170
pand, 146
pandn, 146
pause, 166
pavgb, 157
pavgusb, 174
pavgw, 157
pblendvb, 168
pblendw, 168
pclmuldq, 148
pcmpeqb, 146
pcmpeqd, 146
pcmpeqq, 168
pcmpeqw, 146
pcmpestri, 170
pcmpestrm, 170
pcmpgtb, 146
pcmpgtd, 146
pcmpgtq, 170
pcmpgtw, 146
pcmpistri, 170
pcmpistrm, 170
pdep, 135
pext, 135
pextr(q|b|d), 168
pextrw, 157, 168
pf2id, 174
pf2iw, 174
pfacc, 174
pfadd, 174
pfcmp, 174
pfcmpge, 175
pfcmpgt, 175
pfmax, 175
pfmin, 175
pfmul, 175

pfnacc, 175
pfpnacc, 175
pfrcp, 175
pfrcpit1, 175
pfrcpit2, 175
pfrsqit1, 175
pfrsqr, 175
pfsb, 175
pfsbr, 175
phadd(w|d), 170
phaddsw, 170
phminposuw, 168
phsub(w|d), 171
phsubsw, 170
pi2fd, 175
pi2fw, 175
pinsr(q|b|d), 168
pinsrw, 157
pmaddubsw, 171
pmaddwd, 145
pmaxs(b|d), 168
pmaxsw, 157
pmaxub, 157
pmaxud, 168
pmaxuw, 169
pminsb, 169
pminsd, 169
pminsw, 157
pminub, 157
pminud, 169
pminuw, 169
pmovmskb, 157
pmovsx(bd|bq|bw|dq|wd|wq), 169
pmovzx(bd|bq|bw|dq|wd|wq), 169
pmuldq, 169
pmulhrsw, 171
pmulhrw, 175
pmulhuw, 157
pmulhw, 145
pmulld, 169
pmullw, 145
pmuludq, 165
pop, 40
popa, 40
popal, 40
popaw, 40
popf, 48
popfw, 48
.popsection, 31
por, 146
prefetch, 149
prefetchnta, 158
prefetcht0, 158
prefetcht1, 158
prefetcht2, 158
prefetchw, 149
prefetchwt1, 149
.previous, 31
psadbw, 157
pshufb, 171
pshufd, 165
pshufhw, 165
pshufw, 165
psign(w|b|d), 171
pslld, 146
pslldq, 165
psllq, 146
psllw, 146
psrad, 146
psraw, 146
psrld, 146
psrldq, 165
psrlq, 146
psrlw, 146
psubb, 145
psubd, 145
psubq, 165
psubsb, 145
psubsw, 145
psubusb, 145
psubusw, 145

psubw, 145
pswapd, 175
ptest, 169
punpckhbw, 144
punpckhdq, 144
punpckhqdq, 165
punpckhwd, 144
punpcklbw, 144
punpckldq, 144
punpcklqdq, 165
punpcklwd, 144
push, 40
pusha, 40
pushal, 40
pushaw, 40
pushf, 48
pushfw, 48
.pushsection, 32
pxor, 146

Q

-Q option, 179
.quad, 32

R

rcl, 42
rcpps, 153
rcpss, 153
rcr, 42
rdfsbase(|l|q), 143
rdgsbase(|l|q), 143
rdmsr, 172
rdpmc, 172
rdrand(|q|l|w), 150
rdseed(|w|l|q), 151
rdtsc, 172
.rel, 32
rep, 46
repnz, 46

repz, 46
ret, 45
rol, 42
ror, 42
rorx, 135
rotate instructions, 42
roundpd, 169
roundps, 169
roundsd, 169
roundss, 169
rsm, 172
rsqrtps, 153
rsqrtss, 153

S

-S option, 179
-s option, 179
sahf, 48
sal, 42
sar, 42
sarx, 135
sbb, 41
scas, 46
scasb, 47
scasl, 47
scasw, 47
.section, 32
segment register instructions, 48
.set, 32
seta, 43
setae, 43
setb, 43
setbe, 43
setc, 43
sete, 43
setg, 43
setge, 43
setl, 43
setle, 43
setna, 43

- setnae, 43
- setnb, 43
- setnbe, 43
- setnc, 43
- setne, 43
- setng, 43
- setnge, 43
- setnl, 43
- setnle, 43
- setno, 43
- setnp, 44
- setns, 44
- setnz, 44
- seto, 44
- setp, 44
- setpe, 44
- setpo, 44
- sets, 44
- setz, 44
- sfence, 158
- sgdt, 172
- sha1msg1, 150
- sha1msg2, 150
- sha1nexte, 150
- sha1rnds4, 150
- sha256msg1, 150
- sha256msg2, 150
- sha256rnds2, 150
- shift instructions, 42
- shl, 42
- shld, 42
- shlx, 136
- shr, 42
- shrd, 42
- shrx, 136
- shufpd, 162
- shufps, 155
- sidt, 172
- SIMD state management instructions, 54
 - .size, 32
 - .skip, 32
- sldt, 172
- .sleb128, 32
- smovl, 46
- smsw, 172
- sqrtpd, 160
- sqrtps, 154
- sqrtsd, 160
- sqrts, 154
- SSE instructions
 - compare, 154
 - conversion, 155
 - data transfer, 151
 - integer (64-bit SIMD), 156
 - logical, 154
 - miscellaneous, 157
 - MXCSR state management, 156
 - packed arithmetic, 152
 - shuffle, 155
 - unpack, 155
- SSE2 instructions
 - compare, 161
 - conversion, 162
 - data movement, 158
 - logical, 160
 - miscellaneous, 165
 - packed arithmetic, 159
 - packed single-precision floating-point, 164
 - shuffle, 162
 - SIMD integer instructions (128-bit), 164
 - unpack, 162
- statement, 19
 - empty, 19
- stc, 48
- std, 48
- sti, 48
- stmxcsr, 156
- stos, 47
- stosb, 47
- stosl, 47
- stosw, 47
- str, 173
- string, 23

.string, 32
string instructions, 46
sub, 41
subpd, 160
subps, 154
subsd, 160
subss, 154
.symbolic, 32
sysenter, 173
sysexit, 173

T

.tbss, 32
.tcomm, 33
.tdata, 33
test, 44
.text, 33
.type, 33
tzcnt, 135

U

-U option, 179
ucomisd, 161
ucomiss, 154
ud2, 48
.uleb128, 33
unpckhpd, 162
unpckhps, 155
unpcklpd, 162
unpcklps, 155

V

-V option, 179
vaddpd, 56, 90
vaddps, 56, 90
vaddsd, 56
vaddss, 56
vaddsubpd, 56

vaddsubps, 56
vaesdec, 55
vaesdeclast, 56
vaesenc, 56
vaesenclast, 56
vaesimc, 56
vaeskeygenassist, 56
valignd, 91
valignq, 91
.value, 33
vandnpd, 56, 91
vandnps, 56, 91
vandpd, 57, 91
vandps, 57, 91
vblendmpd, 91
vblendmps, 91
vblendpd, 57
vblendps, 57
vblendvpd, 57
vblendvps, 57
vbroadcast(f128|sd|ss), 78
vbroadcast(sd|ss), 85
vbroadcastf32x2, 91
vbroadcastf32x4, 92
vbroadcastf32x8, 92
vbroadcastf64x2, 92
vbroadcasti128, 85
vbroadcasti32x2, 92
vbroadcasti32x4, 92
vbroadcasti32x8, 92
vbroadcasti64x2, 92
vbroadcastss, 92
vcmpcq_ospd, 57
vcmpcq_osps, 59
vcmpcq_ossd, 61
vcmpcq_oss, 64
vcmpcq_uqpd, 57
vcmpcq_uqps, 59
vcmpcq_uqsd, 61
vcmpcq_uqss, 64
vcmpcq_uspd, 57

vcmpcq_usps, 59
vcmpcq_ussd, 61
vcmpcq_uss, 64
vcmpcqpdp, 57
vcmpcqpdp, 59
vcmpcqpdp, 62
vcmpcqpdp, 64
vcmpfalse_ospd, 57
vcmpfalse_osp, 59
vcmpfalse_ossd, 62
vcmpfalse_oss, 64
vcmpfalsepd, 57
vcmpfalseps, 59
vcmpfalsesd, 62
vcmpfalsess, 64
vcmpge_oqpd, 57
vcmpge_oqps, 60
vcmpge_oqsd, 62
vcmpge_oqss, 64
vcmpgepd, 57
vcmpgeps, 60
vcmpgesd, 62
vcmpgess, 64
vcmpgt_oqpd, 57
vcmpgt_oqps, 60
vcmpgt_oqsd, 62
vcmpgt_oqss, 64
vcmpgtpd, 58
vcmpgtps, 60
vcmpgtsd, 62
vcmpgtss, 64
vcmpole_oqpd, 58
vcmpole_oqps, 60
vcmpole_oqsd, 62
vcmpole_oqss, 64
vcmpolepd, 58
vcmpoleps, 60
vcmpolesd, 62
vcmpless, 64
vcmplt_oqpd, 58
vcmplt_oqps, 60
vcmplt_oqsd, 62
vcmplt_oqss, 64
vcmpltpd, 58
vcmpltps, 60
vcmpltsd, 62
vcmpltss, 64
vcmpneq_oqpd, 58
vcmpneq_oqps, 60
vcmpneq_oqsd, 62
vcmpneq_oqss, 64
vcmpneq_ospd, 58
vcmpneq_osp, 60
vcmpneq_ossd, 62
vcmpneq_oss, 65
vcmpneq_uspd, 58
vcmpneq_usps, 60
vcmpneq_ussd, 62
vcmpneq_uss, 65
vcmpneqpd, 58
vcmpneqps, 60
vcmpneqsd, 62
vcmpneqss, 65
vcmpnge_uqpd, 58
vcmpnge_uqps, 60
vcmpnge_uqsd, 63
vcmpnge_uqss, 65
vcmpngepd, 58
vcmpngeps, 60
vcmpngesd, 63
vcmpngess, 65
vcmpngt_uqpd, 58
vcmpngt_uqps, 60
vcmpngt_uqsd, 63
vcmpngt_uqss, 65
vcmpngtpd, 58
vcmpngtps, 61
vcmpngtsd, 63
vcmpngtss, 65
vcmpnle_uqpd, 58
vcmpnle_uqps, 61
vcmpnle_uqsd, 63

vcmpnle_uqss, 65
vcmpnlepd, 58
vcmpnleps, 61
vcmpnlesd, 63
vcmpnless, 65
vcmpnlt_uqpd, 59
vcmpnlt_uqps, 61
vcmpnlt_uqsd, 63
vcmpnlt_uqss, 65
vcmpnltpd, 59
vcmpnltps, 61
vcmpnltsd, 63
vcmpnltss, 65
vcmpord_spd, 59
vcmpord_sps, 61
vcmpord_ssd, 63
vcmpord_sss, 65
vcmpordpd, 59
vcmpordps, 61
vcmpordsd, 63
vcmpordss, 65
vcmppd, 59, 92
vcmpsps, 61, 92
vcmpsdpd, 63
vcmpsps, 65
vcmptrue_uspd, 59
vcmptrue_usps, 61
vcmptrue_ussd, 63
vcmptrue_ussps, 65
vcmptruepd, 59
vcmptrueps, 61
vcmptruepd, 63
vcmptruepd, 66
vcmpunord_spd, 59
vcmpunord_sps, 61
vcmpunord_ssd, 63
vcmpunord_sss, 66
vcmpunordpd, 59
vcmpunordps, 61
vcmpunordsd, 63
vcmpunordss, 66
vcomisd, 66
vcomiss, 66
vcompresspd, 93
vcompressps, 93
vcvtdq2pd, 66, 93
vcvtdq2ps, 66, 93
vcvtpd2dq, 93
vcvtpd2dq(|x|y), 66
vcvtpd2ps, 93
vcvtpd2ps(|x|y), 66
vcvtpd2qq, 93
vcvtpd2udq, 93
vcvtpd2uqq, 94
vcvtpd2ps, 94, 136
vcvtps2dq, 66, 94
vcvtps2pd, 66, 94
vcvtps2ph, 94, 136
vcvtps2qq, 94
vcvtps2udq, 94
vcvtps2uqq, 95
vcvtqq2pd, 95
vcvtqq2ps, 95
vcvtss2si(|q|l), 66
vcvtss2ss, 67
vcvtss2sd(|q|l), 67
vcvtss2ss(|q|l), 67
vcvtss2sd, 67
vcvtss2si(|q|l), 67
vcvtss2sd, 95
vcvtss2sd(|x|y), 67
vcvtss2sd, 95
vcvtss2udq, 95
vcvtss2uqq, 96
vcvtss2sd, 67, 96
vcvtss2qq, 96
vcvtss2udq, 96
vcvtss2uqq, 96
vcvtss2si(|q|l), 67
vcvtss2si(|q|l), 67
vcvtudq2pd, 97
vcvtudq2ps, 97

vcvtuqq2pd, 97
vcvtuqq2ps, 97
vdbpsadbw, 97
vdivpd, 67, 97
vdivps, 67, 97
vdivsd, 67
vdivss, 68
vdppd, 68
vdpps, 68
verr, 173
verw, 173
vexp2pd, 98
vexp2ps, 98
vexpandpd, 98
vexpandps, 98
vextractf128, 78
vextractf32x4, 98
vextractf64x2, 98
vextracti128, 85
vextracti32x4, 98
vextracti64x2, 99
vextractps, 68
vfixupimmpd, 99
vfixupimmps, 99
vfmadd132pd, 99, 137
vfmadd132ps, 99, 137
vfmadd132sd, 137
vfmadd132ss, 138
vfmadd213pd, 99, 137
vfmadd213ps, 99, 137
vfmadd213sd, 137
vfmadd213ss, 138
vfmaddsub132pd, 99, 138
vfmaddsub132ps, 100, 138
vfmaddsub213pd, 100, 138
vfmaddsub213ps, 100, 138
vfmaddsub231pd, 100, 138
vfmaddsub231ps, 100, 138
vfmaddsub231sd, 139
vfmaddsub231ss, 140
vfmaddsub132pd, 101, 140
vfmaddsub132ps, 101, 140
vfmaddsub213pd, 101, 140
vfmaddsub213ps, 101, 140
vfmaddsub231pd, 101, 140
vfmaddsub231ps, 101, 140
vfnmadd132pd, 101, 141
vfnmadd132ps, 101, 141
vfnmadd132sd, 141
vfnmadd132ss, 141
vfnmadd213pd, 102, 141
vfnmadd213ps, 102, 141
vfnmadd213sd, 141
vfnmadd213ss, 141
vfnmadd231pd, 102, 141
vfnmadd231ps, 102, 141
vfnmadd231sd, 141
vfnmadd231ss, 141
vfnmsub132pd, 102, 141
vfnmsub132ps, 102, 142
vfnmsub132sd, 142
vfnmsub132ss, 142
vfnmsub213pd, 102, 142
vfnmsub213ps, 102, 142
vfnmsub213sd, 142
vfnmsub213ss, 142
vfnmsub231pd, 102, 142
vfnmsub231ps, 103, 142

vfnmsub231sd, 142
vfnmsub231ss, 143
vfpclasspd, 103
vfpclassps, 103
vfpclasssd, 103
vfpclassss, 103
vgatherdp(d|s), 85
vgatherdpd, 103
vgatherdps, 103
vgatherpf0dpd, 103
vgatherpf0dps, 103
vgatherpf0qpd, 103
vgatherpf0qps, 104
vgatherpfldpd, 104
vgatherpfldps, 104
vgatherpf1qpd, 104
vgatherpf1qps, 104
vgatherqp(d|s), 85
vgatherqpd, 104
vgatherqps, 104
vgetexppd, 105
vgetexpps, 105
vgetmantpd, 105
vgetmantps, 105
vhaddpd, 68
vhaddps, 68
vhsubpd, 68
vhsubps, 68
vinser tf128, 78
vinser tf32x4, 105
vinser tf32x8, 105
vinser tf64x2, 105
vinser ti128, 85
vinser ti32x4, 105
vinser ti32x8, 105
vinser ti64x2, 105
vinser tps, 68
vladdqu, 68
vlmxcsr, 68
vmaskmov(pd|ps), 79
vmaskmovdqu, 68
vmaxpd, 68, 106
vmaxps, 68, 106
vmaxsd, 68
vmaxss, 69
vmcall, 173
vmclear, 173
vmfunc, 173
vminpd, 69, 106
vminps, 69, 106
vminsd, 69
vminss, 69
vmlaunch, 173
vmov(q|d), 69
vmovapd, 69, 106
vmovaps, 69, 106
vmovddup, 69, 106
vmovdqa, 69
vmovdqa32, 106
vmovdqa64, 106
vmovdqu, 69
vmovdqu16, 106
vmovdqu32, 107
vmovdqu64, 107
vmovdqu8, 107
vmovhlps, 69
vmovhpd, 69
vmovhps, 69
vmovlhps, 70
vmovlpd, 70
vmovlps, 70
vmovmskpd, 70
vmovmskps, 70
vmovntdq, 70, 107
vmovntdqa, 70, 79, 107
vmovntpd, 70, 107
vmovntps, 70, 107
vmovq, 70
vmovsd, 70
vmovshdup, 70, 107
vmovsldup, 70, 107
vmovss, 70

vmovupd, 71, 107
vmovups, 71, 108
vmppsadbw, 71, 80
vmptlrd, 173
vmptrst, 173
vmread, 174
vmresume, 173
vmulpd, 71, 108
vmulps, 71, 108
vmulsd, 71
vmulss, 71
vmwrite, 174
vmxoff, 174
vmxon, 174
vorpd, 71, 108
vorps, 71, 108
vpabs(w|b|d), 71, 80
vpabsb, 108
vpabsd, 108
vpabsq, 108
vpabsw, 108
vpackss(dw|wb), 71, 80
vpackssdw, 109
vpacksswb, 109
vpackusdw, 71, 80, 109
vpackuswb, 71, 80, 109
vpadd(q|w|b|d), 71, 80
vpaddb, 109
vpaddd, 109
vpaddq, 109
vpadds(w|b), 72, 80
vpaddsb, 109
vpaddsw, 109
vpaddus(w|b), 72, 80
vpaddusb, 109
vpaddusw, 109
vpaddw, 110
vpalignr, 72, 80, 110
vpand, 72, 80
vpandd, 110
vpandn, 72, 80
vpandnd, 110
vpandnq, 110
vpandq, 110
vpavg(w|b), 72, 81
vpavgb, 110
vpavgw, 110
vpblendd, 85
vpblendmb, 110
vpblendmd, 110
vpblendmq, 110
vpblendmw, 111
vpblendvb, 72, 81
vpblendw, 72, 81
vpbroadcast(q|w|b|d), 85
vpbroadcastb, 111
vpbroadcastd, 111
vpbroadcastmb2q, 111
vpbroadcastmw2d, 111
vpbroadcastq, 111
vpbroadcastw, 111
vpclmulqdq, 79
vpcmpb, 111
vpcmpd, 111
vpcmpeq(q|w|b|d), 72, 81
vpcmpeqq, 111
vpcmpestri, 72
vpcmpestrm, 72
vpcmpgt(q|w|b|d), 72, 81
vpcmpgtb, 112
vpcmpgtd, 112
vpcmpgtq, 112
vpcmpgtw, 112
vpcmpistri, 73
vpcmpistrm, 73
vpcmpq, 112
vpcmpub, 112
vpcmpud, 112
vpcmpuq, 112
vpcmpuw, 112
vpcmpw, 112
vpcompressd, 112

vpcompressq, 113
vpconflictd, 113
vpconflictq, 113
vperm2f128, 79
vperm2i128, 85
vpermd, 85, 113
vpermi2b, 113
vpermi2d, 113
vpermi2pd, 113
vpermi2ps, 113
vpermi2q, 114
vpermi2w, 114
vpermilpd, 79, 114
vpermilps, 79, 114
vpermpd, 85, 114
vpermps, 85, 114
vpermq, 86, 114
vpermt2b, 114
vpermt2d, 114
vpermt2pd, 115
vpermt2ps, 115
vpermt2q, 115
vpermt2w, 115
vpermw, 115
vpexpandd, 115
vpexpandq, 115
vpextr(q|b|d), 73
vpextrb, 115
vpextrd, 115
vpextrw, 73
vpgatherdd, 86, 115
vpgatherdq, 86, 116
vpgatherqd, 86, 116
vpgatherqq, 86, 116
vpadd(w|d), 73, 81
vpaddsw, 73, 81
vpminposuw, 73
vpshsub(w|d), 73, 81
vpshsubsw, 73, 81
vpinsr(q|b|w|d), 73
vpinsrb, 116
vpinsrd, 116
vpinsrq, 116
vpinsrw, 73, 116
vplzcntd, 116
vplzcntq, 116
vpadd52huq, 117
vpadd52luq, 117
vpaddubsw, 73, 81, 117
vpaddwd, 73, 81, 117
vpmaskmov(q|d), 86
vpmaxs(w|b|d), 73, 81
vpmaxsb, 117
vpmaxsd, 117
vpmaxsq, 117
vpmaxsw, 117
vpmaxub, 74, 82, 117
vpmaxud, 74, 82, 117
vpmaxuq, 118
vpmaxuw, 74, 82, 118
vpminsb, 74, 82, 118
vpminsd, 74, 82, 118
vpminsq, 118
vpminsw, 74, 82, 118
vpminub, 74, 82, 118
vpminud, 74, 82, 118
vpminuq, 118
vpminuw, 74, 82, 118
vpmovb2m, 118
vpmovd2m, 119
vpmovdb, 119
vpmovdw, 119
vpmovm2b, 119
vpmovm2d, 119
vpmovm2q, 119
vpmovm2w, 119
vpmovmskb, 74, 82
vpmovq2m, 119
vpmovqb, 119
vpmovqd, 119
vpmovqw, 119
vpmovsdb, 119

vpmovsdw, 120
vpmovsqb, 120
vpmovsqd, 120
vpmovsqw, 120
vpmovswb, 120
vpmovsx(bd|bq|bw|dq|wd|wq), 74, 82
vpmovxsb, 120
vpmovxbq, 120
vpmovxbw, 120
vpmovxdq, 120
vpmovxwd, 120
vpmovxwq, 120
vpmovusdb, 121
vpmovusdw, 121
vpmovusqb, 121
vpmovusqd, 121
vpmovusqw, 121
vpmovuswb, 121
vpmovw2m, 121
vpmovwb, 121
vpmovzx(bd|bq|bw|dq|wd|wq), 74, 82
vpmovzxbd, 121
vpmovzxbq, 121
vpmovzxbw, 121
vpmovzxdq, 121
vpmovzxwd, 122
vpmovzxwq, 122
vpmuldq, 74, 82, 122
vpmulhrsw, 74, 82, 122
vpmulhuw, 75, 82, 122
vpmulhw, 75, 83, 122
vpmulld, 75, 83, 122
vpmullq, 122
vpmullw, 75, 83, 122
vpmultishiftqb, 122
vpmuludq, 75, 83, 123
vpor, 75, 83
vpord, 123
vporq, 123
vprold, 123
vprolq, 123
vprolvd, 123
vprolvq, 123
vprord, 123
vprorq, 123
vprorvd, 123
vprorvq, 123
vpsadbw, 75, 83, 124
vpscatterdd, 124
vpscatterdq, 124
vpscatterqd, 124
vpscatterqq, 124
vpshufb, 75, 83, 124
vpshufd, 75, 83, 124
vpshufhw, 75, 83, 124
vpshufw, 75, 83, 124
vpsign(w|b|d), 75, 83
vpsll(q|w|d), 75, 83
vpslld, 124
vpslldq, 75, 83, 124
vpsllq, 124
vpsllv(q|d), 86
vpsllvd, 125
vpsllvq, 125
vpsllvw, 125
vpsllw, 125
vpsra(w|d), 76, 84
vpsrad, 125
vpsraq, 125
vpsravd, 86, 125
vpsravq, 125
vpsravw, 125
vpsraw, 125
vpsrl(q|w|d), 76, 84
vpsrld, 125
vpsrldq, 76, 84, 126
vpsrlq, 126
vpsrlv(q|d), 86
vpsrlvd, 126
vpsrlvq, 126
vpsrlvw, 126
vpsrlw, 126

vpsub(q|w|b|d), 76, 84
vpsubb, 126
vpsubd, 126
vpsubq, 126
vpsubs(w|b), 76, 84
vpsubsb, 126
vpsubsw, 126
vpsubus(w|b), 76, 84
vpsubusb, 126
vpsubusw, 127
vpsubw, 127
vpternlogd, 127
vpternlogq, 127
vptest, 76
vptestmb, 127
vptestmd, 127
vptestmq, 127
vptestmw, 127
vptestnmb, 127
vptestnmd, 127
vptestnmq, 127
vptestnmw, 128
vpunpckh(bw|dq|qdq|wd), 76, 84
vpunpckhbw, 128
vpunpckhdq, 128
vpunpckhqdq, 128
vpunpckhwd, 128
vpunpckl(bw|dq|qdq|wd), 76, 84
vpunpcklbw, 128
vpunpckldq, 128
vpunpcklqdq, 128
vpunpcklwd, 128
vpxor, 76, 84
vpxord, 128
vpxorq, 128
vrangepd, 128
vrangep, 129
vrangesd, 129
vrangess, 129
vrcp14pd, 129
vrcp14ps, 129
vrcp28pd, 129
vrcp28ps, 129
vrcp28sd, 130
vrcp28ss, 130
vrcpps, 76
vrcpss, 77
vreducepd, 130
vreduceps, 130
vreduccess, 130
vrndscalepd, 130
vrndscaleps, 130
vroundpd, 77
vroundps, 77
vroundsd, 77
vroundss, 77
vrsqrt14pd, 130
vrsqrt14ps, 131
vrsqrtps, 77
vrsqrtss, 77
vscalefpd, 131
vscalefps, 131
vscatterdpd, 131
vscatterdps, 131
vscatterpf0dpd, 131
vscatterpf0dps, 131
vscatterpf0qpd, 131
vscatterpf0qps, 132
vscatterpf1dpd, 132
vscatterpf1dps, 132
vscatterpf1qpd, 132
vscatterpf1qps, 132
vscatterqpd, 132
vscatterqps, 133
vshuff32x4, 133
vshuff64x2, 133
vshufi32x4, 133
vshufi64x2, 133
vshufpd, 77, 133
vshufps, 77, 133
vsqrtpd, 77, 133
vsqrtps, 77, 133

vsqrtsd, 77
vsqrtss, 77
vstmxcscr, 77
vsubpd, 78, 134
vsubps, 78, 134
vsubsd, 78
vsubss, 78
vtestp(d|s), 79
vucomisd, 78
vucomiss, 78
vunpckhpd, 78, 134
vunpckhps, 78, 134
vunpcklpd, 78, 134
vunpcklps, 78, 134
vxorpd, 79, 134
vxorps, 79, 134
vzeroall, 79
vzeroupper, 79

W

wait, 54
wbinvd, 173
.weak, 33
whitespace, 19
wrfsbase(|l|q), 143
wrgsbase(|l|q), 143
wrmsr, 173

X

xabort, 171
xadd, 40
xbegin(|l|w), 171
xchg, 40
xchgA, 40
-xchip option, 180
xend, 171
xlat, 48
xlatb, 48
-xmodel option, 180

xor, 42
xorpd, 161
xorps, 155
xsaveopt(64|), 174
xtest, 171, 171

Y

-Y{d|m} option, 181
-YI option, 181

Z

.zero, 33