



UART - An Asynchronous Serial Interface

55

- UART stands for Universal Asynchronous Receiver Transmitter
- Used ubiquitously in serial ports such as RS-232 and in embedded systems
- UART is asynchronous — *no explicit clock signal sent from Tx to Rx*
- UART is point-to-point (i.e., *one Tx device and one Rx device*)
- UART data is sent in data frames with specific frame format




↖ there is some data padding

- Prerequisite for UART communication is that Tx and Rx must agree on:
 - Data rate (baud rate in bps) baud rate : *symbol rate (rate at which symbols fly over wire connecting Tx, Rx)*
 - Data frame format
- **Key Idea:** Use the pre-agreed upon data rate and frame format to do local clock recovery (i.e., generate a clock signal at the Rx to sample bits on the line)


baud rate = bits per sec , for our case

UART Basics

56



Tx pin of device 1 connected to Rx pin of device 2




Parallel data serialized at device 1 and de-serialized at device 2



UART Basics - Data Frame Format

57






UART Basics - Synchronization

58

- Receiver device generates a local clock with frequency that is a multiple of the baud rate (typically 8x the baud rate or 16x the baud rate)
- Key step for UART to work is that the data line is held HIGH (i.e., logic 1) when there is no data being sent
- When a START bit is sent (remember, a START bit is always 0), there will be a 1 → 0 transition (i.e., negative edge) on the data line)



- After locking on to the middle of a the start bit, the Rx device samples every 16 bits to get to the middle of the next bit *when stop bit ≠ 1, then there's Tx, Rx different baud rates → Framing Error*



UART Basics

59

- A common data format is 8-N-1 (8 data bits, No parity bits, 1 stop bit), commonly used to transmit ASCII character data
- With this format, character transmission rate is the 1/10 of baud rate
- Can be full-duplex (independent transmit chain from device 2 to device 1)


Advantages

- Only 2 wires (Tx and Rx) for two-way communication
- No clock signal needed
- Has basic error checking

Disadvantages

- Needs clock recovery
- Needs serialization and de-serialization of data
- Only point to point (no multiple masters, no multiple slaves)
- Clocks on the devices need to be close to each other (~5%)


I²C



Physical layer mechanism of bit transfer in I²C


I²C : syn protocol, serial

SDA (2 lines open-drain)
SCL




Open Drain

- Resistive pull up
- Active pull down



no other controller will try to interfere with the transaction until the bus is released



<https://youtu.be/lyGwvGzrqp8>

