

Akhil Raj Baranwal

🌐 arbaranwal | in akhil-raj-baranwal | 🐦 akhilrbaranwal

Work Experience

Micron Technology

ASIC DESIGN ENGINEER

- SoC verification of storage-controllers and post-silicon bringup.

Hyderabad, India

Aug 2020 - Present

CFAED - Technische Universität Dresden

GUEST RESEARCHER

- Worked with the Chair for Processor Design, CFAED, exploring accelerator designs for traditional RL problems.

Dresden, Germany

Jan 2020 - June 2020

Micron Technology

EMBEDDED ENGINEER INTERN

- Worked on encrypted high speed memory-trace collection and analysis of DRAM AXI traffic in PetaLinux environment

Bengaluru, India

May 2019 - July 2019

Adani Power Maharashtra Limited

SUMMER INTERN

- Developed a rule-based interface based on GSM for controlling industrial machines spread across an area of more than 1600 acres.

Tirora, India

May 2018 - July 2018

Publications

ReLAccS: A Multi-level Approach to Accelerator Design for Reinforcement Learning on FPGA-based Systems

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS

Oct 2020

[DOI Hyperlink](#)

MemOReL: A Memory-oriented Optimization Approach to Reinforcement Learning on FPGA-based Embedded Systems

PROCEEDINGS OF THE 2021 ON GREAT LAKES SYMPOSIUM ON VLSI

Jun 2021

[DOI Hyperlink](#)

Development of Completely Automated Poly Potential Portable Potentiostat

ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY

Feb 2021

[DOI Hyperlink](#)

Education

Birla Institute of Technology and Science, Pilani

BACHELOR OF ELECTRONICS AND INSTRUMENTATION ENGINEERING

- Technische Universität Dresden, Saxony, Germany — Semester Abroad 2020 (Jan - July)

Hyderabad, India

July 2016 to Present

Delhi Public School Ghaziabad

AISSCE, 93.8%

Ghaziabad, India

2013 to 2015

St. Mary's Convent School

CISCE, 91.2%

Ghaziabad, India

2004 to 2013

Projects

Implementation of RISC-like processor with write-through cache controller

COURSE PROJECT

Aug 2019 - Nov 2019

- 32-bit, 4-stage pipelined processor with Fetch, Decode, multiple Execute, and Writeback stages
- Dynamic scheduling of instructions with Tomasulo's approach and LRU based write-through cache for data.

P⁴ (Poly Potential Portable Potentiostat)

Closed-source

UNDERGRAD RESEARCH

Aug 2019 - Dec 2019

- Worked with the MMNE group to build P⁴, an approximate Poly-Potential Portable Potentiostat based on the LMP91000EVM to perform simple electrochemical analysis.
- P⁴ supports common electroanalysis routines and reduces the cost of a typical spectro-photometer by about 15-20 times.

ECSP

Closed-source

UNDERGRAD RESEARCH

Jan 2019 - Apr 2019

- Worked with the MMNE group to build ECSP, an intelligent colorimeter able to back-estimate the dominant absorption spectra of a solution with characteristic wavelengths in the visible light range.
- ECSP features a precision of 1 nm with a standard deviation of 2.3% and reduces the cost of a typical spectro-photometer by about 150 times.

Fault Tolerant Network on Chips

Open-source

UNDERGRAD RESEARCH

Aug 2018 - Dec 2018

- Worked with Prof Soumya J to propose a new algorithm for fault-tolerant network on chips focusing on a packet-routing strategy for link faults between routers that occur either during manufacturing or in-operation. The algorithm decides the shortest path as well as takes care of distributing the load evenly across the network grid.
- Extended the algorithm for Mesh and Torus topologies for both, routers and link-level faults.

xBITS

UNDERGRAD RESEARCH

Dec 2017 - Aug 2018

- Worked with Dr. Suman Kapur to create a medical device that can diagnose UTI (Urinary Tract Infections) almost 15 times quicker than conventional laboratory methods.
- The device employs an array of colour sensors that predict the contents of the specimen according to RGB absorbance values and a trained model.

VMS

Open-source

INDEPENDENT PROJECT

May 2018 - July 2018

- Python utility to sync multiple devices playing the same video using MQTT which syncs timestamps instead of video frames, offering significantly less network usage.

•

Visit Website