### How to run a C or Assembly program

- 1. Put C code in 'piton/verif/diag/c'
  - 1. It can go in any folder or a new folder, just remember which
- 2. At top of C code put
  - 1. #include "libc.h"
  - 2. You do not need to include boot.s
  - 3. In order to use print statements weird things are needed
- 3. Create an assembly file in piton/verif/diag/assembly/c/
  - 1. #define USE STACK
  - 2. #include "c/template mt.s"
  - 3. MIDAS\_CC FILE=<where you put your c code in step 1> ARGS=-O2 -S
- 4. cd \$MODEL DIR
- Create a to the assembly test inside
- 6. perl newCompScript.pm <list name>.txt
  - 1. protosyn -b vc707 -d system --uart-dmw ddr
- 7. Open Vivado
  - Select the project that was just generated in build/vc707/system/vc707\_system/vc707\_system.xpr
  - 2. Put it in the board
- 8. pitonstream -b vc707 -f <list name>.txt

For Assembly simply write an assembly program at step 3, skipping 1 and 2

# **Important Files**

- \$PITON\_ROOT/piton/tools/perlmod/Midas/3.30/bin/midas
  - The assembler for OpenPiton, invoked by pitonstream to turn make assembly files into data that is loaded onto the board
- \$PITON ROOT/piton/tools/src/proto/fpga lib.py
  - This file contains the command which launches Midas, to which you can add flags
  - "-x\_tiles=2 -y\_tiles=1" makes the assembler recognize the number of core tiles (must match hardware)
  - "-midas\_args='-DCIOP -DTHREAD\_COUNT=2" Sets the total number of threads you want
  - "-midas\_args='-DTHREAD\_STRIDE=2'" Sets the number of cores you want to run on
  - Ex: cmd = "sims -sys=manycore -novcs\_build -novera\_build -midas\_only -x\_tiles=2 -y\_tiles=1 -midas\_args='-DUART\_DIV\_LATCH=0x%x -DFPGA\_HW -DCIOP -DNO\_SLAN\_INIT\_SPC -DTHREAD\_COUNT=2 -DTHREAD\_STRIDE=2' %s" % (uart\_div\_latch, tname)
- \$PITON\_ROOT/piton/design/xilinx/pyhp\_setup.tcl
  - Specify some pieces of the hardware specification
  - Use this to adjust number of cores (x \* y)
  - o Do not mess with the caches, this causes it to fail

# **How to Change the Number of Cores in Hardware**

- \$PITON\_ROOT/piton/design/xilinx/pyhp\_setup.tcl
  - o These lines control the number of cores
  - set ::env(PTON\_X\_TILES) 2
  - set ::env(PTON Y TILES) 1
  - set ::env(PTON NUM TILES) 2
    - This is x\*y

# **How to Change the Number of Cores in Software**

- \$PITON ROOT/piton/tools/src/proto/fpga lib.py
  - Go to the following function
  - def runMidas(tname, uart\_div\_latch, flog):
  - o In the "cmd=" line change the following:
    - These should match the hardware
      - -x tiles=
      - -y tiles=
    - This controls how many threads will run in parallel
      - -DTHREAD COUNT=
    - This controls how many cores you want the threads to run on. (This should NEVER be greater than DTHREAD\_COUNT)
      - -DTHREAD\_STRIDE=

# **Assembly Test Generation**

```
#define ADDR1 0xfff0c2c000
#define ADDR0 0x9a00000000
#include "boot.s"
.text
.global main
main:
         setx active_thread, %l1, %o5
                %05, %07
         jmpl
         nop
         Note that to simplify ASI cache accesses this segment should be mapped VA==PA==RA
SECTION .ACTIVE THREAD SEC TEXT VA=0x00000000040008000
   attr_text {
         Name = .ACTIVE_THREAD_SEC,
         VA= 0x0000000040008000,
PA= ra2pa(0x0000000040008000,0),
         RA= 0x0000000040008000,
         part_0_i_ctx_nonzero_ps0_tsb,
         part 0 d ctx nonzero ps0 tsb,
         TTE_G=1, TTE_Context=PCONTEXT, TTE_V=1, TTE_Size=0, TTE_NF0=0, TTE_IE=0, TTE_Soft2=0, TTE_Diag=0, TTE_Soft=0, TTE_L=0, TTE_CP=1, TTE_CV=1, TTE_E=0, TTE_P=0, TTE_W=1
   attr_text {
         Name = .ACTIVE THREAD SEC,
         hypervisor
text
.global active_thread
    We enter with L2 up and in LRU mode, Priv. state is user (none)
active_thread:
                  T CHANGE HPRIV
         ta
                                              ! enter Hyper mode
         nop
th main 0:
 Put your assembly code here
```

If you want to be able to print uart, you will need your test to include this code at the top.

### **Our Print Function**

```
.align 4
        .global uart_reg_print
uart reg print:
        mov %00, %12
        mov 0x4, %11
loop_print:
        and %12, 0x7, %14
        add %14, 48, %14
        mov %14, %00
        call uart_char_print
        nop
        srl %12, 3, %12
        cmp %12, 0
        bne loop print
        nop
        retl
        nop
        .align 4
        .global uart_char_print
uart char print:
       setx ADDR1, %16, %15
        mov %00, %13
        stb %l3, [%l5]
        setx 0x5420,%16,%14
loop 10:
        dec %l4
        cmp %14, 0
        bne loop_10
        nop
        retl
```

<u>Uart\_reg\_print</u> will print out the contents of the %o0 Register in reverse oct format.

Uart\_char\_print will print out the ascii character in %o0

# **Running Multiple Threads**

```
.global active thread
global th main 0
global th main 2
   We enter with L2 up and in LRU mode, Priv. state is user (none)
active thread:
               T CHANGE HPRIV
                                     ! enter Hyper mode
        ta
       nop
       setx LOCK ADDR, %16, %i4
       clr [%i4]
                                       !sets initial mutex to 0
       setx SHARED, %16, %g5
       clr [%g5]
        setx FINISH, %16, %g6
        clr [%q6]
        ta T RD THID
        nop
        mov %o1, %l7
        cmp %17, 0
        be th main 0
        пор
        cmp %17, 2
        be th main 2
        nop
        ta T BAD TRAP
th main 0:
        setx 150, %16, %i3
```

For each you want to create you will need to:

- Declare a global
- Branch to it after running T\_RD\_THID
- Add to the function after

The th\_fork function doesn't seem to work. So, this is the manual way of doing it.

# **Current Work on Mutexes**

Both of these do not work right now. The first one was created by us. The second implementation was created by them. The membar function seems to be the issue in theirs. So, ours works but has bugs.

### **Important Notes**

- Most of the time, you will have to resynth after any major changes to your tests. This will take about 45 minutes
- Print does not currently work in C tests
- Sometimes even if you only added lines of assembly instructions, you could be timing out or failing a test. Resynthing might fix the problem.
  - If you don't you might run into errors that are caused by the code overwriting parts of itself.
- Some of their tests sort of workish
- In order to avoiding having to resynth after changing a small part of a test, follow the following rules.
  - If you add a read or write to memory in a location not in the test you will probably need a resynth
  - o If you add a new test to you list file, you will need a resynth
  - If you add a new function you will occasionally need a resynth

# **Register Information:**

r0-r7	g0-g7	Global Registers They are shared between threads, not cores. g0 is always 0.
r8-r15	i0-i7	Input Registers Local to a function call.
r16-r23	10-17	Local Registers Local to a function call.
r24-r31	00-07	Output Registers These are read in as the input of functions.

# **Useful Links:**

- <a href="http://www.cs.northwestern.edu/~agupta/\_projects/sparc\_simulator/SPARC%201">http://www.cs.northwestern.edu/~agupta/\_projects/sparc\_simulator/SPARC%201</a> <a href="http://www.cs.northwestern.edu/~agupta/\_projects/sparc\_simulator/SPARC%201">http://www.cs.northwestern.edu/~agupta/\_projects/sparc\_simulator/SPARC%201</a> <a href="http://www.cs.northwestern.edu/~agupta/\_projects/sparc\_simulator/SPARC%201">http://www.cs.northwestern.edu/~agupta/\_projects/sparc\_simulator/SPARC%201</a> <a href="https://www.cs.northwestern.edu/~agupta/\_projects/sparc\_simulator/SPARC%201">https://www.cs.northwestern.edu/~agupta/\_projects/sparc\_simulator/SPARC%201</a> <a href="https://www.cs.northwestern.edu/~agupta/\_projects/sparc\_simulator/SPARC%201">https://www.cs.northwestern.edu/~agupta/\_projects/sparc\_simulator/SPARC%201</a> <a href="https://www.cs.northwestern.edu/~agupta/\_projects/sparc\_simulator/SPARC%201">https://www.cs.northwestern.edu/~agupta/\_projects/sparc\_simulator/SPARC%201</a> <a href="https://www.cs.northwestern.edu/~agupta/\_projects/sparc\_simulator/SPARC%201">https://www.cs.northwestern.edu/~agupta/\_projects/sparc\_simulator/SPARC%201</a> <a href="https://www.cs.northwestern.edu/~agupta/\_projects/sparc\_simulator/SPARC%201">https://www.cs.northwestern.edu/~agupta/\_projects/sparc\_simulator/SPARC%201</a> <a href="https://www.cs.northwestern.edu/~agupta/\_projects/sparc\_simulator/sparc\_s
  - Sparc ISA
- <a href="http://venividiwiki.ee.virginia.edu/mediawiki/images/b/b4/OpenSPARCT1\_DVGui">http://venividiwiki.ee.virginia.edu/mediawiki/images/b/b4/OpenSPARCT1\_DVGui</a> de.pdf
  - An OpenSparc guide
- <a href="https://encrypted.google.com/patents/CN102708090A?cl=en">https://encrypted.google.com/patents/CN102708090A?cl=en</a>
  - Some documentation on how threads work
- <a href="http://www.oracle.com/technetwork/systems/opensparc/t1-01-opensparct1-micro-arch-1538959.html">http://www.oracle.com/technetwork/systems/opensparc/t1-01-opensparct1-micro-arch-1538959.html</a>
  - Microarchitecture spec

# **OpenSparc Architecture**

Each SPARC core has the following units:

- 1. Instruction fetch unit (IFU) includes the following pipeline stages fetch, thread selection, and decode. The IFU also includes an instruction cache complex.
- 2. Execution unit (EXU) includes the execute stage of the pipeline.
- 3. Load/store unit (LSU) includes memory and writeback stages, and a data cache complex.
- 4. Trap logic unit (TLU) includes trap logic and trap program counters.
- 5. Stream processing unit (SPU) is used for modular arithmetic functions for crypto.
- 6. Memory management unit (MMU).
- 7. Floating-point frontend unit (FFU) interfaces to the FPU.

### IFU

<u>Two instructions are fetched each cycle</u>, though only one instruction is issued per clock, which reduces the instruction cache activity and allows for an opportunistic line fill. There is only one outstanding miss per thread, and only four per core. Duplicate misses do not issue requests to the L2-cache.

### **Decoder Location**

Design/chip/tile/sparc/ifu/rtl/sparc\_ifu\_dec.v

### **Future Work**

(or, where to start working on this)

- Update to the latest version of OpenPiton
  - The "official" mutex implementation is not supported on the version we are using, hence why "membar" does not work
  - You will have to edit the number of cores in software and hardware again
  - You will have to install a gcc cross compiler, which they provide, and set the root variable in the setup file to point to this (there may be other changes needed to the environment variables in this script)
  - Hopefully it will just work out of the box other than these changes
- Make char print slightly more robust
  - Currently it has to spin for a huge (arbitrary) number of cycles to work correctly
  - It seems like there should be a way around this based on the properties of the UART serial line
- Get char print working in C
  - This currently does not work because the compiler does not include the parts of the code that are necessary for print (address setup and transition to hypervisor mode)
  - This might require looking into how the assembler and the linker work, unfortunately, as simply adding those sections in preprocessing did not work
- Get mutexes working in C
  - This will probably just work by adding a C wrapper for the assembly version
  - Assuming their mutexes work
- Get threads working in C
  - Since there is no "thread fork" functionality, a C wrapper for how threads work in this ISA is slightly more complicated
- Add scratch pad memory to hardware
  - Simply pick part of the memory map and make a splitter that maps that section of memory to the scratch pad
  - The scratch pad memory should bypass the caches and be implemented in BRAMs
  - Possibly look into how the UART connection is done, as this is also just a MMIO address
- Make the system work with C++
  - Good luck